

# **Workstation Architecture**

**by R. Belleville, Mgr. Advanced Design**


- 1. Workstation Requirements and Goals**
- 2. Discussion of alternative approaches**
- 3. The concept of a synchronous multi-tasking processor**
- 4. The Dandelion Workstation**
- 5. The Cub Workstation**

## **Star Workstation Constraints**



- 1. Support large format display (1024x808)**
- 2. Support Ethernet communication**
- 3. Support high performance rigid disks**
- 4. Support Low Speed Electronic Printer**
- 5. Support Mesa Emulation**
- 6. Support a number of slow devices**

# **Star Workstation Design Alternatives**


- 1. Commercial LSI Microprocessors**
- 2. Bus-Organized Distributed Systems**
- 3. Custom LSI**
- 4. Synchronous Multi-Tasking  
Microprocessors**




Bus Organized Workstation Microprocessor




# What Effect Micro-Instructions have on Microprocessors



**Micro-Instruction Sequencing  
In a Multi-Tasking Microprocessor**



A Synchronous Multi-Tasking  
Microprocessor with 4 Clicks/Round




On to the start of the next round



< = <<

# The Dandelion System




# Workstation Configuration

<= =<<

(Note: This drawing is subject to change.)

AC Input



## **Dandelion Chip Count**

### **1. Memory and Memory Control**

**Ram 88, Other 70, Total 158**

### **2. 128K Storage**

**Ram 176, Other 26, Total 202**

### **3. Central Processor**

**Control store 49, Other 118, Total 167**

### **4. Input/Output Processor**

**Ram 32, Prom 4, Floppy 27, Kbd 12, Other 88, Total 163**


### **5. High Speed I/O**

**Clocks 19, Display 56, Disk 65, Total 140**

### **6. Option Type I**

**RS232 & LSEP 39, Ethernet (est) 55, Total 94**

# Workstation Development Environment



**Workstation Design's  
Tasks**

<b>Bob Garner Don Charnley</b>	<b>ALU Desgin, Emulator microcode</b>
<b>Ron Crane</b>	<b>Memory system, Display controller, related microcode</b>
<b>Dan Davies Roy Ogus</b>	<b>Disk Controllers, Xerox Wire Controller Xerox Wire microcode</b>
<b>Dick Snow Don Charnley Jim Frandeen</b>	<b>Development tools environment Microassembler Micorassembler</b>
<b>Pat Olmstead Pitts Jarvis</b>	<b>LSEP interface microcode, printing application w/ Dandelion LSEP controller</b>
<b>Roy Ogus</b>	<b>IOP</b>
<b>Neil Hansen Jim Cucinitti</b>	<b>Model building, logics</b>
<b>Jim Peterson</b>	<b>Diagnostics and Field Service</b>
<b>Bob Belleville</b>	<b>Everything else</b>

**The Dandelion Empire**

<b>TPM</b>	<b>Hal Lazar/ Hans Scharmann</b>	<b>EL Segundo</b>	
<b>Industrial Design</b>	<b>Robin Kincaid/ Claude Hutcheson</b>	<b>Dallas</b>	
<b>Package</b>	<b>Dick Hanson &amp; Allen Bell</b>	<b>Dallas</b>	
<b>Power Supply</b>	<b>Avi Kandola</b>	<b>EL Segundo</b>	
<b>PWBA Manufacture</b>	<b>ED</b>	<b>EL Segundo</b>	
<b>Component Qual</b>	<b>ED</b>	<b>EL Segundo</b>	
<b>Other Engineering Support</b>	<b>ED</b>	<b>EL Segundo</b>	
<b>Manufacture</b>	<b>Bill Powers</b>	<b>Dallas</b>	
<b>Field Service</b>	<b>Art Johnson</b>	<b>EL Segundo</b>	
<b>LSEP</b>	<b>TPM</b>	<b>John Michell</b>	<b>EL Segundo</b>
	<b>ROS</b>	<b>Joe Hruchak et al</b>	<b>Webster</b>
	<b>Engine</b>	<b>John Forester et al</b>	<b>Webster</b>

**I am sure there are more I haven't found yet.**

**Workstation Design's  
Tasks**

<b>Tom Chang</b>	<b>Ethernet support</b>
<b>Don Charnley</b>	<b>Microassembler, Design review</b>
<b>Jim Cucinitti</b>	<b>Memory system mechanization, Tech. Support</b>
<b>Ron Crane</b>	<b>Memory system, Display controller, related microcode</b>
<b>Dan Davies</b>	<b>Disk Controllers</b>
<b>Bob Garner</b>	<b>ALU Desgin, Emulator microcode, Ethernet controller</b>
<b>Neil Hansen</b>	<b>Model building, Tech. Support</b>
<b>Pitts Jarvis</b>	<b>Development tools (Burdock), LSEP controller</b>
<b>Roy Ogus</b>	<b>IOP, IOP software, Maintenance panel</b>
<b>Pat Olmstead</b>	<b>LSEP interface microcode, printing application w/ Dandelion</b>
<b>Dick Snow</b>	<b>Development tools environment</b>
<b>Ken Yamanaka</b>	<b>RS-232 controller</b>
<b>Bob Belleville</b>	<b>Everything else</b>
<b>KAR MAES</b>	<b>Purchasing / Expedite</b>

## Development Time Schedule


1978	4th Quarter	]	October Study
1979	1st Quarter	]	February Study Begin design
	2nd Quarter	]	IOP up
	3rd Quarter	]	CP up Tools up
	4th Quarter	]	Display up Microcode based example programs
1980	1st Quarter	]	Disks up Logic design to mechanization
	2nd Quarter	]	Mesa up Some first etch under test
	3rd Quarter	]	Pilot up 3 EMs up
	4th Quarter	]	PPMs (6) Servers to field (2?)
1981	1st Quarter	]	200 machines
	2nd Quarter		
	3rd Quarter	]	1000 - to 1200 machines
	4th Quarter		




**Dandelion/LSEP System Concept**

LSEP-Concept.all  
RLB 14 Nov 80

1. **Minimum hardware**
2. **Microcode to simulate the "Alto/Orbit"**
3. **Use whole machine during printing**
4. **Very limited bandwidth to the printer**





All are ECL balanced pairs  
Receivers are MC10125  
Transmitters are MC10124

MSEP should be the same; however, a Page Sync may have to be added to insure page registration.