LINC III ORDER CODE

Mary Allen Wilkes

4 June 1963

I. MSC CLASS INSTRUCTIONS

HLT	0000		HLT
HALT. The	computer halt	ts: the Run light on the control con	sole goes off,
and the go	mg rings.		
CLR	0011	8 µsec	CLR
CLEAR. CI	ear the Accumu	lator and the Link bit. $0 \rightarrow C$ (ACC);	$C \rightarrow C(L)$.
MSC 13	0013	8 µsec	MSC 13
WRITE GATE	ON. The writ	e-gate for marking tapes is turned o	n if, and only
if, the Ma	ork push buttor	on the console has been depressed.	The instruction
is only us	ed when genera	ating LINC tapes.	233 8
ATR	0014	8 μsec	ATR
ACCUMULATO	R TO RELAY. T	he contents of the right half (bits (0-5) of the
Accumulato	or replace the	contents of the relay register. The	Accumulator
is left un	changed.		
	-		
RTA	0015	8 μsec	RTA
RELAY TO A	CCUMULATOR. T	he contents of the relay register rep	place the con-
tents of t	he right half	(bits 0-5) of the Accumulator. The	left half of
the Accumu	lator is clear	ed. The relay register is left unch	anged.
NOP	0016	8 µsec	NOP
NO OPERATI	ON. This inst	ruction provides a delay of 8 μ secs.	before pro-
ceeding to	the next inst	ruction. It does nothing.	
COM	0017	8 μ sec	COM

COMPLEMENT. Complement the number in the Accumulator. $C(ACC) \rightarrow C(ACC)$.

II. SHIFT CLASS INSTRUCTIONS

ROL in240 + 20i + n $16 \mu sec +$ ROLROTATE LEFT.If i = 0, shift contents of the Accumulator n places to theleft (n = 0, 1, ..., 17 octal), with bit 11 feeding bit 0.If i = 1, shiftthe Link - Accumulator combination n places to the left, with bit 11 feedingthe Link bit and the Link bit feeding bit 0.Time of execution:16 μ sec for n = 0, 1, 2, 3; 8 μ sec additional for eachadditional 4 places or fraction thereof.

ROR in300 + 20i + n $16 \ \mu sec +$ RORROTATE RIGHT.If i = 0, shift contents of the Accumulator n places to theright (n = 0, 1, ..., 17 octal), with bit 0 feeding bit 11.If i = 1,shift the Link - Accumulator combination n places to the right, with bit 0feeding the Link bit and the Link bit feeding bit 11.Time of execution:16 \u03c6 sec for n = 0, 1, 2, 3;8 \u03c6 usec additional for eachadditional 4 places or fraction thereof.

SCR I n	340 + 1	20 i + n	16 µse	C +	SCR
SCALE RIGHT.	Ifi	= 0, shift	the contents of th	e Accumulator n p	laces to
the right (n	= 0, 1	,, 17 o	ctal), with bit ll	(the sign bit) u	inchanged
and bits shi	fted ou	t of bit 0	lost. If $i = 1$, s	hift the Accumula	tor as
above; the l	ast bit	shifted ou	t of bit 0 will be	saved in the Lin	nk bit.
Time of exec	ution:	16 µsec fo	r n = 0, 1, 2, 3;	$8 \ \mu \text{sec}$ additiona	1 for each
additional 4	places	or fraction	n thereof.		

-2-

III. FULL-ADDRESS CLASS INSTURCTIONS

ADD X 2000 + X 16 µsec ADD ADD. Add the contents of memory register X ($0 \le X \le 1777$) to the contents of the Accumulator, leaving the result in the Accumulator, $C(X) + C(ACC) \rightarrow$ C(ACC), using 12-bit binary addition with end-around-carry. Register X is unchanged.

STC X	4000 + X	16 µsec	STC
STORE-CLEAR.	Copy the contents	of the Accumulator into memory	register
$x(0 \le x \le 177)$	7) and then clear	the Accumulator. $C(ACC) \rightarrow C(X)$,	0 🤿 C(ACC).

JMP X	6000 + X	16 μsec*	JMP
JUMP.	Take the next instruction	from memory register X (0 \leq	$X \leq 1777$) and
contin	ue to execute instructions	in sequence starting with re	egister X.
The ad	dress X replaces the conte	nts of the Program Counter a	n d, unless
X = 0	the original contents of	the Program Counter increase	d by 1 and pre-
fixed	by the code for JMP replac	e the contents of memory reg	ister O.
If C(P	C) = p, then $X \rightarrow C(PC)$ and	JMP p+1 \rightarrow C(0) unless X = 0.	If X = 0,
then C	\rightarrow C(PC).		
	•		

*Execution time: For X = 0, 8 µsec; for $X \neq 0$, 16 µsec.

-3-

IV. INDEX CLASS INSTURCTIONS

1	* β	Y	t µsec	Comment
. 0	0	X(p + 1)	16	
1	0	p + 1	8	· · · · · · · · · · · · · · · · · · ·
0	1≤β≤17	Χ(β)	16	
1	1 <u>≤</u> β<17	$X(\beta) + 1$	16	$X(\beta) + 1 \rightarrow X(\beta)$

TABLE I. ADDRESSING IN INDEX CLASS INSTRUCTIONS

The time t μ sec must be added to the execution time to get the total instruction time. Y is the address of the register which holds the operand used by the instruction. The instruction is assumed to be in register p.

LDA	i	β 1000 +	20i + ß	(8 + t) $\mu sec*$	LDA
LOAD	1	ACCUMULATOR. Cop	y the contents	of memory register Y (*see	Table I)
into	1	the Accumulator.	$C(Y) \rightarrow C(ACC).$	Register Y is unchanged.	
<u>STA</u>	i	β 1040 +	20 i + β	(8 + t) μsec*	STA
STORI ter (E	ACCUMULATOR. Co (*see Table I).	py the contents $C(AGC) \rightarrow C(Y)$.	of the Accumulator into me The Accumulator is unchan	mory regis- ged.

ADA 1	<u>3 1100 + 20i + β</u>	$(8 + t) \mu sec^*$	ADA
ADD TO	ACCUMULATOR. Add the	contents of memory register Y (*see Table	1)
to the	contents of the Accumu	lator, leaving the result in the Accumulat	or.
C(Y) +	$C(ACC) \rightarrow C(ACC)$, using	12-bit binary addition with end-around-	
carry.	Register Y is unchang	ed.	

ADM i β 1140 + 20i + β (16 + t) usec* ADM ADD TO MEMORY. Add the contents of memory register Y (*see Table I) to the contents of the Accumulator, leaving the result in the Accumulator and in register Y. $C(Y) + C(ACC) \rightarrow C(ACC)$ and $\rightarrow C(Y)$, using 12-bit binary addition with end-around-carry.

-4-

LAM I B	1200	+ 20i + β		(16 + t) µsec*	LAM
LINK-ADD	TO MEMORY.	First add	the contents	of the Link bit	(the integer O
or 1) to	the content	s of the Ac	cumulator lea	ving the sum in	the Accumulator

cumulator, using 12-bit binary addition with the end-carry, if any, replacing the contents of the Link bit; (if no end-carry arises, clear the Link bit). Next add the contents of register Y (*see Table I) to the contents of the Accumulator with the end-carry, if any, replacing the contents of the Link bit (if no end-carry arises, the Link bit is unchanged), leaving the 12-bit result in the Accumulator and in register Y.

-5-

LAM

(104 + t) usec* MUL I B 1240 + 20i + 8MUL MULTIPLY. Multiply the contents of register Y (*see Table I) by the contents of the Accumulator, and leave the result in the Accumulator. The values in Y and in the Accumulator are treated as signed, ll-bit ones' complement numbers, and are multiplied together to form a 22-bit product. They may be interpreted as either fractions or integers: if bit 11 (the h-bit) of the address Y is a one, they are treated as fractions whose binary points are between bit 11 (the sign bit) and bit 10. In this case the most significant 11 bits of the 22-bit product are left with the proper sign in the Accumulator. If bit 11 of the address Y is a zero, the values are treated as integers, and the least significant 11 bits of the 22-bit product are left with the proper sign in the Accumulator. When i = 1 and $\beta = 0$, bit 11 of the address Y is assumed to be zero, and the values are treated as integers. Register Y is unchanged.

SAE i B	1440	+ 201 +	β (8 + t) μ sec*	SAE
SKIP IF AC	CUMULATOR	EQUALS.	If the contents of the Accumulator exactly	1
match the	contents	of memor	ry register Y (*see Table I) then skip the r	next
instructio	on (actual	ly, skip	the first register of the next instruction)).
Otherwise,	go on to	the next	t instruction in sequence. $C(ACC)$ and $C(Y)$	
are unchar	ged in eit	ther case	9. ¹	

SRO I B $1500 + 201 + \beta$ $(8 + t) \mu sec*$ SKIP AND ROTATE. If the rightmost bit of the contents of memory register Y (*see Table 1) is a zero, then skip the next instruction (actually, skip the first register of the next instruction). Otherwise, go on to the next instruction in sequence. In either case, rotate the contents of register Y one place to the right and replace in register Y. The Accumulator is unaffected.

 $1540 + 201 + \beta$ BCL i B $(8 + t) \mu sec*$ BCL BIT CLEAR. For each bit of the contents of register Y (*see Table I) which is a one, clear the corresponding bit of the contents of the Accumulator. Register Y and other bits in the Accumulator are unaffected.

BCO i B $1640 + 20i + \beta$ (8 + t) usec* BCO BIT COMPLEMENT. For each bit of the contents of register Y (*see Table I) which is a one, complement the corresponding bit of the contents of the Accumulator. Register Y and other bits in the Accumulator are unaffected.

(8 + t) usec* BSE I B 1600 + 20i + BBSE BIT SET. For each bit of the contents of register Y (*see Table I) which is a one, set to one the corresponding bit of the contents of the Accumulator. Register Y and other bits in the Accumulator are unaffected.

SRO

DSC I	β	1740 + 201 + β	$(112 + t) \mu sec*$	DSC
and the second se	-			

DISPLAY CHARACTER. Display, in a 2 x 6 grid, the pattern contained in register Y (*see Table I). The contents of register Y are examined from right to left beginning with bit zero, and for each bit found to be a one a point is displayed. The initial X-coordinate will be the contents of register 1, plus 4; the display channel is selected by the leftmost bit of register 1. The initial Y-coordinate will be the contents of the Accumulator with the rightmost 5 bits (bits 0-4) set to zero by the computer. The initial coordinates specify the lower left position of the display; the computer proceeds from lower left to upper right. For each bit of register Y which is examined, +4 is added to the Y-coordinate in the Accumulator. When the right 6 bits of register Y have been examined, the right 5 bits of the Accumulator are reset to zero and +4 is added to the X-coordinate in register 1. The procedure is then repeated for the left 6 bits of register Y. At the conclusion of the instruction the contents of register 1 have been incremented by 10 (octal), and the right 5 bits of the Accumulator are left equal to 30 (octal). Register Y is unchanged.

-7-

	Table I	ADDRESSING	G IN HALF-	WORD CLASS	S INSTRUCTIONS
<u> </u>	<u>β</u>	Y	<u>h</u>	t usec	Comment
0	0	X(p + 1)	h(p + 1)	16	If h=0, operand is LH(X) If h=1, operand is RH(X)
1	0	p + 1	0	8	Ope rand is always LH(p + 1)
0	1 <u><</u> β≤17	X(β)	h(β)	16	If h=0, operand is LH(X) If h=1, operand is RH(X)
1	l <u>≤</u> β≤17	X(β) + h(β)	h(β)	16	If $h=0$, operand is LH(X+1) If $h=1$, operand is RH(X) h, j, X + h $>$ C(B)

V. HALF-WORD CLASS INSTRUCTIONS

The time t μ sec must be added to the execution time to get the total instruction time. Y is the address of the register holding the operand in the half designated by h. (h = 1: right half; h = 0: left half). The instruction is assumed to be in register p.

And the state of the second	والمراجع والمستعم والمناص والمستعم ومستعم والمستعا والمراجع والمستع	 Many William Annual Annual Sciences and Annual Sciences and Annual Sciences. 	
LDH I B	$1300 + 20i + \beta$	$(8 + t) \mu sec*$	LDH

LOAD HALF. Copy the contents of the designated half of register Y (*see Table II) into the right half of the Accumulator, clearing the left half of the Accumulator. Register Y is unchanged.

STH i β1340 + 20i + β(8 + t) usec*STHSTORE HALF. Copy the contents of the right half of the Accumulator into the
designated half of register Y (*see Table II). The Accumulator and the
unused half of register Y are unchanged.

SHD I	β 1400	+ 20i + β	(8 + t) µsec*	SHD
The second s	ter and a second se	and a second		and a second

SKIP IF HALF DIFFERS. If the contents of the right half of the Accumulator differ from the contents of the designated half of register Y (*see Table II) then skip the next instruction (actually, skip the first register of the next instruction). Otherwise, go on to the next instruction in sequence. C(ACC) and C(Y) are unchanged in either case.

VI. MISCE	LLANEOUS	INSTRUCTIONS

TABLE	III. ADDRES	SING IN SET	INSTRUCTION
ī	n	Y	t usec
0	$0 \le n \le 17$	X(p + 1)	8
1	$0 \le n \le 17$	(P+1	0

SET in 40 + 20i + n

 $(24 + t) \mu sec*$

an an an an Arian an Ar an Arian a

SET

SET. Set register n equal to the contents of register Y (*see Table 111). The Accumulator and register Y are unchanged. Take the next instruction from p + 2.

SAM	in	100 + 201 + n	ομsec 24 μsec	SAM
SAM	PLE.	Sample the signal on one	of 16 input channels selected by	n. Put
its	binai	ry conversion, ± 177 , into	the Accumulator, extending the s	ign through
bit	11.	$0 \le n \le 7$ selects one of	the potentiometers; $10 \le n \le 17$	selects
one	of th	ne high speed inputs. If	i = 0, the instruction requires	24 µsec.
ŀf	i = 1,	, the computer goes on to	the next instruction after 8 μse	c; the
con	versio	on process in the Accumul	ator continues, however, for an a	dditional
14	μ sec .	Therefore, care should	be taken when instructions which	affect
the	Accun	nulator follow a SAM with	i = 1.	

DISIN	140 + 201 + n	32 µsec	DIS
DISPLAY.	When $i = 1$, index the address	ess part of register n (n	= 0,1,,
17 octal	by 1. Display one point who	ose X coordinate is speci	fled by the
rightmos	9 bits of register n, and w	whose Y coordinate, ± 377	octal, is
specifie	by the contents of the Acc	umulator. Display via th	e channel
selected	by the leftmost bit of regis	ster n. The Accumulator	remains
unchanged	.		

XSK in200 + 20i + n $16 \mu sec$ XSKINDEX AND SKIP.If i = 1, increment the address part of register n by 1.If i = 0, do not index register n.In either case, skip the next instructiontion (actually the first register of the next instruction) if the addresspart of register n equals 1777.If it does not equal 1777, go to the nextinstruction in sequence.The Accumulator is unchanged.

OPR

OPR I	n	500	+ 20i + n	16	μsec*
-	****				

OPERATE. The Operate instruction is a multi-purpose input-output instruction wich is used to:

- transfer information from the LINC keyboard and the control console toggle switches (Right Switches and Left Switches) to the LINC Accumulator.
- control the transfer of digital information between the LINC and external digital devices.
- provide pulses which may be used externally to synchronize or control special equipment.

<u>Toggle Switch Input</u>. When n = 16, the contents of the Right Switches replace the contents of the Accumulator. When n = 17, the contents of the Left Switches replace the contents of the Accumulator. In these cases the *i*-bit has no effect. *Time of Execution: 16μ sec.

Pausing. For $0 \le n \le 15$ the i-bit provides a timing control generally used to synchronize the LINC with external devices. When i = 1 the computer will <u>pause</u>. It will remain in an inactive state until it receives a "restart" signal (-3 volts) from the external equipment. The n-bits $(0 \le n \le 15)$ of the instruction designate the external level input line to be used for restart. If i = 0, or if the restart signal is already present on line n, the computer will not pause. In this case it is assumed that the external equipment is ready for restart at the time the computer would normally pause.

<u>Pulse Output</u>. During the execution of an OPR instruction, four pulses of -3 volts are available to external equipment. The first of these is a long pulse which appears 4 μ sec after the beginning of the instruction on one of 16 pulse output lines provided at the LINC's Data Terminal Box. The output line is designated by n ($0 \le n \le 17$); minimum duration of this pulse is 12 μ sec. If the computer pauses, the pulse duration is extended by the length of the pause.

The other 3 pulses each $.4 \mu$ sec duration, are associated with pause and restart. One is delivered to external equipment at pause time if, and only if, the computer actually pauses. The second occurs at the time when the computer would normally resume operation after a pause, regardless of whether

the computer has actually paused or not. If the computer has paused, the pulse, which indicates that the computer is now running, will appear not less than 2 μ sec and not more than 4 μ sec after the restart signal has been delivered by the external equipment. If the computer has not paused, this pulse will appear 2 μ sec after pause time. The third pulse appears 2 μ sec later.

<u>Keyboard Input</u>. When n = 15, the Accumulator is cleared and the 6-bit code number for a struck key is transferred into the right half of the Accumulator; the key is released. If i = 1, the computer waits for a key to be struck; if i = 0, or if a key was previously struck, the computer does not wait. When a key is struck, the keyboard locks until a KBD instruction is executed. *Time of Execution: 16μ sec. when no pause.

<u>Digital Input-Output</u>. The OPR instruction may be used to transfer 12-bit digital information between the LINC and external devices. The user may choose to transfer one word, into the LINC Accumulator each time the OPR instruction is executed, or he may use the instruction to transfer a group of words between the LINC memory and his external device. In this context the pause feature and the LINC's output pulses would be used to synchronize external equipment with the computer.

<u>Digital Input to Accumulator</u>. There are four Rebit channels available for single-word input to the LINC Accumulator. Two, SN and TN, provide direct input to the Accumulator, and two, UN and VN, provide input via the B Register to the Accumulator. One word is transferred each time the Operate instruction is executed. When information is ready to be transferred, the external equipment must supply an enabling level for the appropriate channel (SNEL, TNEL, UNEL, or VNEL), followed, if the computer is paused, by the restart signal on line n. After restart, if the transfer is into the Accumulator via SN or TN, the Accumulator will be cleared automatically before the transfer takes place. Transfers into B via UN or VN are ORed (exclusive OR, partial add) with the contents of the Accumulator, and the result is left in the Accumulator. The Accumulator will not be cleared before UN and VN transfers unless a special clear enabling level (CLEL) is supplied along with the appropriate channel enabling level (UNEL or VNEL) before restart. *Time of Execution: 16 usec. when no pause.

OPR

Digital Input to Memory. Information may be transferred from external equipment to the LINC memory via UN or VN. Information, transferred one word at a time, is stored in consecutive locations in the LINC memory. The number of words transferred each time the OPR instruction is executed is controlled by the external device. The computer will pause and transfer information repeatedly, until the external device indicated that no more transfers are to be made. Transfers are handled in the following way: the first word transferred must be a beginning address for storing subsequent transfers. This is transmitted over UN or VN, and the appropriate channel enabling level must be supplied (UNEL or VNE1). In addition, a begin transfer level (BEGT) and a memory input level (MINP) must be presented to the computer before restart. After restart, the computer transfers the word over UN or VN to the B register and to the memory address register. The Accumulator is cleared automatically, and the computer prepares to store subsequent transfers in the memory. The computer then pauses.

When the external device is ready with the first word of information, it must present enabling levels UNEL or VNEL and MINP before restart. The clear enabling level (CLEL) may be present. The begin transfer level (BEGT) may not be present. After restart the word is transferred to the B register over UN or VN, and stored in the LING memory at the location specified by the memory address register. It is also ORed (exculsive OR, partial add) with the contents of the Accumulator and the result is left in the Accomulator. (The Accumulator will not have been cleared unless CLEL was present.) The contents of the memory address register are incremented by one in preparation for the next transfer, and the computer again pauses. The process is repeated as described above, until the last word is ready to be transferred. This time the external device presents only the channel enabling level (UNEL or VNEL) and the restart signal. MINP may not be present. After restart the computer completes the last transfer, and goes to p + 1 for the next instruction. The partial sum of all words transferred to the memory is left in the Accumulator. *Time of Execution: 16 μ sec. plus 8 μ sec. for each word input to memory, exclusive of pauses.

OPR

-13-

External Output from Memory. Information may be transferred from the LINC memory to an external device directly from the B register. The operation is similar to memory input, except that a memory output level, MOUT, is presented instead of MINP. A beginning address must be supplied over UN or VN along with BEGT and MOUT, as described above; after restart the beginning address is transferred to the memory address register and the contents of the word at that location replace the contents of the B register. The computer then pauses. The external device completes the transfer from the B register. This time the MOUT level must be present before restart. CLEL is optional, and BEGT, UNEL, and VNEL may not be present. After restart the contents of the B register are ORed (exclusive or, partial add) with the contents of the Accumulator, and the result is left in the Accumulator. The contents of the memory address register are incremented by one, the next word in the memory replaces the contents of the B register, and the computer pauses. The process continues until the MOUT level is removed. The partial sum of all words transferred from the memory is left in the Accumulator, and the computer goes to p + 1 for the next instruction. The memory is left unchanged. *Time of Execution: 16 μ sec. plus 8 μ sec. for each word output, exclusive of pauses.

OPR

VII. SKIP CLASS INSTRUCTIONS

In these instructions the i-bit can be used to reverse the skip decision; that is, when i = 0 the computer will skip the next instruction (actually, the first register of the next instruction) only when the specified condition is met. However, when i = 1, the computer will skip only when the condition is not met; otherwise it will go on to the next instruction in sequence. The four situations which may arise are summarized in the following table in which p + n, n = 1 or 2, is the location of the next instruction.

TABL	E IV. BRANCH	ING IN SKIP	CLASS INSTRUCTIONS	
i	condition	n	p + n	
0	met +	2	p + 2]
0	met -	1	p + 1	
1	met +.	1	P ÷ 1	
1	met -	2	p + 2	

SKIP P+1 if not

skipp+1 ynotmet

SNS in440 + 20i + n8 µsecSNSSENSE SWITCH.Check to see if Sense Switch n (n = 0, 1,..., 5 octal) on the
control console is up (set to one), and go to p + n (see Table IV) for the
next instruction.

AZE I	450 + 201	8 μsec	AZE
ACCUMULATOR	ZERO. Check to see	e if the contents of the Accumulator e	qual
positive or	negative zero (all	zeros or all ones) and go to $p + n$ (s	iee
Table IV) fo	or the next instruct	tion. C(ACC) are unchanged.	

APO i	451 + 201		8 μ sec		APO
ACCUMULATOR	POSITIVE. Check	to see if	the sign bit	(bit 11) of the	e Accumu-
lator is pos	sitive (zero) and	go to p +	n (see Table	IV) for the new	kt
instruction	. C(ACC) are uncl	nanged.	the second second		

LZE I	452 + 20i	8 μ sec	LZE
LINK ZERO.	Check to see if	the Link bit is zero and go to	p + n (see Table
IV) for the	next instruction	a. C(ACC) and the Link bit are	unchanged.

-14-

IBZ I	453 + 201	8 μsec	IBZ

INTER BLOCK ZONE. Check to see whether either tape is in an Inter Block Zone and go to p + n (see Table IV) for the next instruction. A tape must be moving and up to speed for this condition to be met. The tapes are unaffected.

SXL i n	400 +201 -	F n	8 μsec	SX1.
SKIP ON	EXTERNAL LEVEL.	Check to	see if external level	n (n = 0, 1,,
14 octa	1) is present and	go to p	+ n (see Table IV) for	the next instruction.
		44		
KST I	415 + 201		8 μsec	KST

KEY STRUCK. Check to see if a key has been struck on the Keyboard and go to p + n (see Table IV) for the next instruction. The keyboard is unaffected.

VIII. MAGNETIC TAPE INSTRUCTIONS

-16-

MAGNETIC TAPE INSTRUCTION SUMMARY



i: Motion Control

i = 0 Tape stops

i = 1 Tape moves

u: Unit Select

 $u = 0 \not \neq Unit 0$

u = 1 / Unit 1

QN: Quarter Number $0 \le QN \le 7$

QN Memory Registers

0	0 - 377
1	400 - 777
2	1000 - 1377
3	1400 - 1777
4	2000 - 2377
5	21:00 - 2777
6	3000 - 3377
7	3400 - 3777

BN: Block Number $0 \le BN \le 777$ (octal)

1 Tape = 512 (decimal) Blocks 1000_g 1 Block = 256 (decimal) Words $4\sigma\sigma_g$

1 Word = 12 (decimal) Bits

Data Sum = two's complement sum of 256 Words in Block Check Sum = Data Sum Check Sum + Data Sum = Transfer Check To Check: Transfer Check = -0 330

RDC i u700 + 20i + 10uRDCREAD AND CHECK. The specified Block is read into the specified MemoryQuarter and the transfer is checked. If it does not check, the Block isread and checked again. If it checks, -0 is left in the Accumulator andthe computer goes to p + 2 for the next instruction. The information onthe tape is unchanged.

RCG i u 701 + 20i + 10u

READ AND CHECK GROUP. Consecutive Blocks are read into consecutive Memory Quarters and the transfers are checked. The BN bits in p + 1 specify the initial Block; bits 0-2 in p + 1 specify the initial Memory Quarter. Bits 9-11 in p + 1 (the QN bits) specify the number of <u>additional</u> Blocks to read after the initial Block. That is, C(bits 9-11) + i equal the total number of Blocks to read. If a Block does not check, it is read and checked again. When all Blocks have been read and checked, -0 is left in the Accumulator, and the computer goes to p + 2 for the next instruction. The information on the tape is unchanged.

RDE i u 702 + 20i + 10u

READ TAPE. The specified Block from the tape is read into the specified Memory Quarter, the Transfer Check is formed and left in the Accumulator. The computer goes to p + 2 for the next instruction. The information on the tape is unchanged.

MTB i u 703 + 20i + 10u	МТВ
MOVE TOWARD BLOCK. The next Block Number,	either forward or backward, is
added to the BN bits (bits 0-8) of $p \ll 1$.	(The QN bits are ignored.)
The result is left in the Accumulator. If	i = 1, the tape is left moving
toward the Block specified by $p + 1$. If i	= 0, the tape stops. The infor-
mation on the tape and in memory is unchan	ged. The computer goes to p + 2
for the next instruction.	

205

RDE

<u>WRC i u 704 + 201 + 10u</u>	WRC
WRITE AND CHECK. The specified Memory Quarter is written in the sp	pecified
Block on tape. The Check Sum is written on the tape. The tape remains	verses,
finds the specified Block again, and checks the transfor, -35 is de	oes not
check, the instruction is repeated. If it checks, =0 is left in the	he Accumic
lator and the computer goes to $p + 2$ for the next instruction. The	a memory
is unchanged.	

WCG i u 705 + 20i + 10u

WCG

WRITE AND CHECK GROUP. Consecutive Hemory Quarters are written, with their Check Sums, in consecutive Blocks on the tape. The BN blue in p + 1 specify the initial Block; bits 0-2 in p + 1 specify the initial Memory Quarter. Bits 9-11 in p + 1 (the QN bits) specify the number of <u>additional</u> Blocks to write after the initial Block. That is, C(bits 9-11) + 1 equal the total number of Blocks to write. After all Blocks and oneir Check Sums are written, the tape reverses, finds the initial Block again, and checks the transfers. If a Block does not check, the instruction is repeated beginning with the Block which failed. When all Blocks have been written and checked, -0 is left in the Accumulator, and the computer goes to $p \div 2$ for the next instruction. The memory is unchanged.

WRI i u706 + 20i + 10uWRIWRITE TAPE. The specified Memory Quarter is written in the specified Blockon the tape. The Check Sum, formed and left in the Accumulator, is writtenon the tape. The computer goes to y + 2 for the next instruction. Thememory is unchanged.

CHK i u 707 + 20i + 10u

CHK

CHECK TAPE. The contents of the specified Block are added together in the Accumulator to form the Data Sum. The Check Sum from the tape is added to the Data Sum and the resulting Transfer Check is left in the Accumulator. The information on the tape and in memory is unchanged. The computer goes to p + 2 for the next instruction.

~111/