

VMIVME-4941 Quad-Channel Synchro/Resolver-to-Digital Converter

- Quad S/D or R/D converters (single channel option)
- Tracking rates up to 800 rps minimum (48,000 rpm) for resolvers or 160 for synchros
- Software-programmable resolution (10-, 12-, 14-, or 16-bit)
- Software-programmable bandwidth (530 Hz, 130 Hz)
- 16-bit pitch counter per channel
- 8-, 16-, or 32-bit data transfer
- Reference frequency from 360 Hz (low bandwidth) to 6 kHz for resolvers
- Accuracy to ±2.3 arc minutes available (optional)
- Double Eurocard form factor
- Functional Built-in-Test capability for resolver input options
- LEDs indicate signal present, error exceeds 65 bits, and board fail

INTRODUCTION — The VMIVME-4941 is a quad-channel Synchro/Resolver-to-Digital Converter designed for use in modern high-performance commercial and industrial control systems. Applications include motor control, radar antenna position information, CNC machine tooling, robot axis control, and process control.


The VMIVME-4941 utilizes four versatile state-of-the-art Synchro or Resolver-to-Digital Converters featuring programmable resolution and bandwidth. Programming allows selection of 10-, 12-, 14-, or 16-bit resolution, and options are available with accuracy to two minutes +1 LSB (+4 LSB differential linearity). Resolution programming combines the high tracking rate of 10-bit converters with the precision of 16-bit converters.

The Quad Resolver-to-Digital Converter Board is designed with functional test capability for operational verification of all resolver hybrid modules and the VMEbus control logic. The user may provide an input resolver test signal through the P2 VMEbus expansion connector for board testing. A front panel Fail LED is illuminated at powerup and may be extinguished via program control after diagnostics are successfully executed. Front panel status indicators are also provided to indicate a loss of signal and level of error faults.

FRONT PANEL FAIL LED — If an error condition occurs during a board diagnostic test, a software-controlled LED may be used to visually indicate a failure. The LED is illuminated upon powerup reset and can be extinguished under program control.

BUILT-IN-TEST (RESOLVER OPTIONS ONLY) -

Requires a user-supplied resolver input on the P2 connector for loopback testing. Loopback testing applies only for single-ended signal input operation. Note the 11.8 V signal input option can be jumpered to operate in a direct input mode. Status LEDs are also provided to indicate a loss of signal and level of error for each channel. The accuracy of loopback testing is limited (20 LSB) since the internal DC reference voltage from the channel zero resolver module is used for all four channels during Built-in-Test operation.



FUNCTIONAL CHARACTERISTICS

Compliance: This product complies with the VMEbus specification Rev. C. 1 with the following mnemonics:

A16: D32, D16, D08 (EO): 29, 2D: Slave 6U form factor

VMEbus Access: Address modifier bits are decoded to support nonprivileged short I/O and supervisory short I/O access (switch selectable).

Ordering Options								
Dec. 11, 1998 800-004941-000 E A B C – D E						F		
VMIVME-4941	VMIVME-4941 – – –							
Vini v mic - 4941 - A = Configuration* 0 = 11 8 V, 2 Percent Linear (Differential 4-Wire Resolver Signal Inputs) 1 = Reserved 2 = 2 V, 2 Percent Linear (Direct 2-Wire Resolver Inputs) 3 = Reserved 4 = 11 8 V, 2 Percent Linear (Synchro Inputs) 6 = 90 V, 2 Percent Linear (Synchro Inputs) 8 = Accuracy 0 = Reserved 1 = 8 min + 1 LSB (12 LSB Differential Linearity) 2 = 4 min + 1 LSB (4 LSB Differential Linearity) 3 = 3 min + 1 LSB (4 LSB Differential Linearity) 4 = 2 min + 1 LSB (4 LSB Differential Linearity) 4 = 2 min + 1 LSB (4 LSB Differential Linearity) 4 = 2 min + 1 LSB (4 LSB Differential Linearity) 4 = 2 min + 1 LSB (4 LSB Differential Linearity) 4 = Pour Channels 1 = Single Channel 4 = Four Channels								
Connector Data								
Compatible Cable Connector AMP 747322-2 Strain Relief Kit Type D PC Board Connectors AMP 206584-1								
For Ordering Information, Call: 1-800-322-3616 or 1-256-880-0444 • FAX (256) 882-0859 E-mail: info@vmic.com Web Address: www.vmic.com Copyright © January 1986 by VMIC Specifications subject to change without notice.								





Register Addressing: S/R data (16 bits) and pitch counter (16 bits) can be read as a single 32-bit doubleword. All registers can also be accessed as 16-bit words or 8-bit bytes.

BOARD CONFIGURATION

Board Address: The physical address for the board is determined by the setting of an 11-bit DIP switch. VMEbus address lines A05 through A15 are decoded for board selection.

A15 to A5: Selected with DIP switches

A4 to A0: Used for register selection (refer to Table 5)

RESOLVER INPUTS

Reference Voltage Input: 4 to 50 VRMS

Reference Input Impedance: 100 K, single-ended

Reference Input Frequency: 0.36 to 6 kHz (see Table 1)

Signal Voltage Input: 2.0 VRMS for direct 2-wire input option (2.3 V maximum) 11.8 V for differential 4-wire input option

Signal Voltage Maximum without Damage: 15 V maximum, 110 V peak transient

Signal Input Impedance: $80 \text{ k}\Omega$

SYNCHRO INPUTS

Reference Voltage Input: 4 to 130 VRMS

Reference Input Impedance: 110 k nominal, 100 K minimum, single-ended

Reference Input Frequency: See Table 2

PHYSICAL/ENVIRONMENTAL

Temperature Range: 0 to +55 °C, operating -20 to +85 °C, storage

Relative Humidity Range: 20 to 80 percent, noncondensing

Cooling: Forced air convection

Power Requirements: +5 V at 2 A ± 15 V (5 percent tolerance) at 100 mA¹

TRADEMARKS

SRTbus is a trademark and the VMIC logo is a registered trademark of VMIC. Other registered trademarks are the property of their respective owners.

1. External power (±15 V) required.

Table 1. Dynamic Characteristics for Resolver Option

		HIGH BANDWIDTH RESOLUTION Bits			LOW BANDWIDTH RESOLUTION Bits				
PARAMETER	UNITS	10	12	14	16	10	12	14	16
Input Frequency Tracking Rate Bandwidth K a* A1* A2* A* B* Accuracy - 1 LSB Lag Settling Time	kHz RPS† Hz 1/sec ² 1/sec 1/sec 1/sec ² °/sec msec	1 to 6 800 530 1.4 M 8 178 K 1,200 600 500 10	1 to 6 200 530 1.4 M 8 178 K 1,200 600 128 K 15	2 to 6 50 530 1.4 M 8 178 K 1,200 600 32 K 30	NR 12.5 530 1.4 M 8 178 K 1,200 600 8 K 75	.36 to 6 200 130 90 K 2 45 K 300 150 32 K 40	.36 to 6 50 130 90 K 2 45 K 300 150 8 K 60	.36 to 6 12.5 130 90 K 2 45 K 300 150 2 K 120	2 to 6 3.2 130 90 K 2 45 K 300 150 500 300

† = RPS minimum.

NR = Not recommended (unit will jitter).

*Refer to ILC Data Device Corporation's specification sheet on the RDC - 1920X modules.



Table 2. Dynamic Characteristics for Synchro Option

		HIGH BANDWIDTH RESOLUTION Bits							- 1
PARAMETER	UNITS	10	12	14	16	10	12	14	16
Input Frequency	kHz	.36 to 1	.36 to 1	.36 to 1	.36 to 1	.047 to 1	.047 to 1	.047 to 1	.047 to 1
Tracking Rate	RPS†	160	40	10	2.5	40	10	2.5	0.62
Bandwidth	Hz	53	53	53	53	13	13	13	13
Ka	1/sec ²	14.4 K	14.4 K	14.4 K	14.4 K	3.6 K	3.6 K	3.6 K	3.6 K
A1*	1/sec	0.4	0.4	0.4	0.4	0.1	0.1	0.1	0.1
A2*	1/sec	36 K	36 K	36 K	36 K	9 K	9 K	9 K	9 K
A*	1/sec	120	120	120	120	30	30	30	30
B*	1/sec	60	60	60	60	15	15	15	15
Accuracy - 1 LSB Lag	°/sec ²	17 K	4.2 K	1.1 K	260	1.1 K	260	66	17
Settling Time	msec	110	110	200	500	550	600	750	1,100

† = RPS minimum.

±4 + 1 LSB

±8 + 1 LSB

*Refer to ILC Data Device Corporation's specification sheet on the SDC - 190204 (Figure 17).

4.3

8.3

Accuracy Versus Resolution ACCURACY 10-bit 12-bit 14-bit 16-bit (MINUTES) ±2 + 1 LSB 23.1 7.3 3.3 2.3 ±3 + 1 LSB 24.1 8.3 4.3 3.3

9.3

13.3

5.3

9.3

25.1

29.1

Table 3. Synchro and Resolver

Table 4	. Synchro	Signal	Input
---------	-----------	--------	-------

	VOLTAGE OPTION (SEE ORDERING OPTIONS)				
	11.8 VL-L 90 VL-I				
Common-Mode Range Z _{IN} Line-to-Line Z _{IN} Each Line-to-Ground	25 V Maximum 52 kΩ 70 kΩ	180 V Maximum 123 kΩ 180 kΩ			

Table 5. Register Word Address Map*

ADDRESS OFFSET				
HEXADECIMAL	BINARY	REGISTER	REGISTER	CHANNEL
	A4 A3 A2 A1 A0	MNEMONIC	FUNCTION	NO.
00 02	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	PC0 SRD0	PITCH COUNTER S/R DATA	0
04	0 0 1 0 0	PC1	PITCH COUNTER	1
06	0 0 1 1 0	SRD1	S/R DATA	
08	0 1 0 0 0	PC2	PITCH COUNTER	2
0A	0 1 0 1 0	SRD2	S/R DATA	
OC	0 1 1 0 0	PC3	PITCH COUNTER	3
OE	0 1 1 1 0	SRD3	S/R DATA	
10	1 0 0 0 0	CSR	CONTROL AND STATUS	

*Pitch counter and R/D Registers are concatenated on longword transfers such the pitch counter is read as the most significant word (D16 through D31). Pitch counters, R/D Registers, and CSRs are also byte addressable.




Figure 2. Test Configuration