



PRIORITY INTERRUPT MODULE OPERATION AND SERVICE MANUAL

98 A 9902 428

FEBRUARY 1978

The statements in this publication are not intended to create any warranty, express or implied. Equipment specifications and performance characteristics stated herein may be changed at any time without notice. Address comments regarding this document to Sperry Univac, Mini-Computer Operations, Publications Department, 2722 Michelson Drive, P.O. Box C-19504, Irvine, California, 92713.

© 1978 SPERRY RAND CORPORATION

Sperry Univac is a division of Sperry Rand Corporation

Printed in U.S.A.

CHANGE RECORD

| Page Number | Issue Date | Change Description |
|-------------|------------|-----------------------------------|
| Various | 2/78 | Deleted all references to Varian. |

Change Procedure:

When changes occur to this manual, updated pages are issued to replace the obsolete pages. On each updated page, a vertical line is drawn in the margin to flag each change and a letter is added to the page number. When the manual is revised and completely reprinted, the vertical line and page-number letter are removed.

LIST OF EFFECTIVE PAGES

| Page Number | Change in Effect |
|-------------|-------------------|
| A11 | Complete revision |

TABLE OF CONTENTS

SECTION 1 GENERAL DESCRIPTION

SECTION 2 INSTALLATION

| | |
|------------------------------------|-----|
| 2.1 INSPECTION..... | 2-1 |
| 2.2 PHYSICAL DESCRIPTION..... | 2-1 |
| 2.3 PIM INTERRUPT LINES..... | 2-1 |
| 2.4 DEVICE ADDRESS ASSIGNMENT..... | 2-1 |
| 2.5 INTERCONNECTION..... | 2-1 |

SECTION 3 OPERATION

| | |
|---|-----|
| 3.1 I/O INSTRUCTIONS..... | 3-1 |
| 3.2 PROGRAMMING CONSIDERATIONS..... | 3-1 |
| 3.3 UNINTERRUPTABLE INSTRUCTIONS AND CONDITIONS..... | 3-1 |
| 3.4 PROGRAM EXAMPLE..... | 3-2 |

SECTION 4 THEORY OF OPERATION

| | |
|--|-----|
| 4.1 GENERAL..... | 4-1 |
| 4.2 FUNCTIONAL DESCRIPTION..... | 4-1 |
| 4.2.1 Control Logic..... | 4-2 |
| 4.2.2 Interrupt Address Generator..... | 4-3 |
| 4.2.3 Interrupt-Line Register..... | 4-3 |
| 4.2.4 Sync Register and Line Priority..... | 4-3 |
| 4.2.5 Mask Register..... | 4-3 |

SECTION 5 MAINTENANCE

| | |
|-------------------------------|-----|
| 5.1 TEST EQUIPMENT..... | 5-1 |
| 5.2 CIRCUIT-BOARD REPAIR..... | 5-1 |

SECTION 6 MNEMONICS

LIST OF ILLUSTRATIONS

Figure 2-1. PIM Board (Component Side)2-1
Figure 2-2. Device Address Connections.....2-2
Figure 4-1. PIM Functional Block Diagram4-1
Figure 4-2. Timing for Reception and Servicing of a Single Interrupt.....4-2

LIST OF TABLES

Table 1-1. PIM Specifications.....1-1
Table 2-1. Pin Assignments for Interrupt Lines.....2-1
Table 3-1. I/O Instructions.....3-1
Table 3-2. Program Example.....3-2

SECTION 1

GENERAL DESCRIPTION

The Priority Interrupt Module is an I/O option available with 70 series and 620 computer systems. This manual is divided into six sections:

- Features and specifications
- Installation and interconnection
- Operation
- Theory of Operation
- Maintenance
- Mnemonics list

Documents such as logic diagrams, schematics, and parts lists are supplied in a system documentation package. This package is assembled when the equipment is shipped, and reflects the configuration of a specific system.

The following list contains the part numbers of other manuals pertinent to the 70 series computers (the x at the end of each document number is the revision number and can be any digit 0 through 9):

- 70 Series Architecture Reference Manual
- 70 Series Processor Manual
- 70 Series Option Board

- 77-600 System Reference Manual
- 77-400 System Reference Manual
- 77-200 System Reference Manual
- 77-400 Processor Operation and Service Manual
- 77-400/200 Configuration Guide
- 77-200 Processor Manual

The priority interrupt module (PIM) provides for the orderly servicing of peripheral-initiated interrupts of a program in progress. It does so by:

- a. Establishing up to eight levels of interrupt priority for selected peripheral controllers.
- b. Storing interrupt requests originated by associated peripheral controllers and placing the requests on the I/O bus in the order of the established priority.

In effect, the PIM organizes a "priority-within-a-priority" system. Peripheral controllers that cannot normally initiate an interrupt because of their inability to generate memory addresses can do so when connected to the PIM. PIM-controlled priority assignments are prewired at the factory to user specifications.

Table 1-1 lists the PIM specifications.

Table 1-1. PIM Specifications

| Parameter | Description |
|-------------------------|---|
| Organization | Contains line synchronization, and mask registers; an interrupt address generator; priority and control logic; and line drivers and receivers |
| Control Capability | Establishes and implements eight levels of interrupt priority (user-assigned) for system peripheral controllers. |
| I/O Capability | Five external control and three transfer instructions |
| Standard Device Address | 040 through 043 |
| Interrupt Addresses | First PIM: 0100 through 0117 Second and succeeding PIMs: 0120 through 0177 |

Table 1-1 PIM Specifications (continued)

| | |
|----------------------------|--|
| System Priority Assignment | Determined by location in the system priority chain (user-selected) |
| Logic levels (internal) | High = +2.4 to +5.0V dc Low = 0 to +0.4V dc |
| Logic levels (I/O bus) | High = +2.8 to +3.6V dc Low = 0 to +0.5V dc |
| Size | Contained on one 7-3/4-by-12-inch (19.7 x 30.3 cm) printed-circuit board. |
| Power | 5V dc at 0.45A |
| Operating Environment | 0 to 50 degrees C, 0 to 90 percent relative humidity without condensation. |

SECTION 2 INSTALLATION

2.1 INSPECTION

The PIM has been packed and inspected to ensure its arrival in good working order. To prevent damage, take care during unpacking and handling. Check the shipping list to ensure that all equipment has been received. Immediately after unpacking, inspect the equipment for shipping damage. If damage exists:

- a. Notify the transportation company.
- b. Notify Sperry Univac.
- c. Save all packing material.

2.2 PHYSICAL DESCRIPTION

The PIM circuits are contained on a single printed-circuit (PC) board (p/n 44P0683). As illustrated in figure 2-1, the board contains three connectors P1, J1, and J2. Connectors J1 and J2 each contain eight interrupt lines (IL00- through IL07-) that can be connected to selected peripheral controllers. Connector P1 also contains the same eight interrupt lines as well as all I/O bus control signals for the PIM.

2.3 PIM INTERRUPT LINES

The PIM has eight interrupt lines that enable up to eight peripheral controllers to be connected in the desired order of priority. The interrupt lines are designated IL00- through IL07-, where IL00- has the highest priority and IL07- the lowest. For controllers that are installed in the same chassis as the PIM, the interrupt lines are connected at the computer backplane connector that mates with P1 of the PIM board. For controllers in a different chassis, the

interrupt lines are contained in either an I/O expansion cable that connects to P1 of the PIM (via computer backplane) or in an interrupt cable that connects to J1 or J2 of the PIM. Pin assignments for the interrupt lines are listed in table 2-1.

Table 2-1. Pin Assignments for Interrupt Lines


| Interrupt Lines | P1 | | | Interrupt Lines | P1 | | |
|-----------------|-----|----|----|-----------------|-----|----|----|
| | J1 | J2 | J1 | | J2 | | |
| IL00- | 108 | 3 | 3 | IL04- | 102 | 11 | 11 |
| IL01- | 114 | 13 | 13 | IL05- | 88 | 5 | 5 |
| IL02- | 104 | 9 | 9 | IL06- | 112 | 1 | 1 |
| IL03- | 110 | 15 | 15 | IL07- | 86 | 7 | 7 |

2.4 DEVICE ADDRESS ASSIGNMENT

The device address for each PIM is implemented with jumper wires installed on the computer backplane connector that mates with P1 of the PIM board (figure 2-2). Device addresses 040 through 043 are reserved for PIM. Normally 040 is assigned to the first PIM, 041 to the second, 042 to the third, and 043 to the fourth. Address 044 affects all PIMs simultaneously and is used to enable or disable all PIMs.

2.5 INTERCONNECTION

In the 70 series systems, the PIM is installed in a designated slot of an I/O chassis. Refer to the appropriate system reference manual for further installation information.



* CONNECTORS J1 AND J2 ARE PARALLEL WIRED

V111-1792

Figure 2-1. PIM Board (Component Side)


INSTALLATION

The PIM can be installed in designated slots of the mainframe and expansion chassis for 620/L systems. Further installation information for these computer systems, can be found in the 620/L Maintenance Manual (document number 98 A 9905 15x).

The PIM can be installed in the 77-400/200 mainframe or expansion chassis "S" slot connector plane. Further

information for these computer systems can be found in the 77-400 and 77-200 System Reference Manuals and in the 77-400/200 Configuration Guide.

The pin assignments for the connectors on the PIM board are provided in logic diagram 91D0016.



FT11-2033

Figure 2-2. Device Address Connections

SECTION 3 OPERATION

The PIM has no operating controls or indicators. It operates under program control.

3.1 I/O INSTRUCTIONS

The PIM responds to the five external control and three data transfer instructions listed in table 3-1.

loops. Two NOP instructions are required after an external control (EXC) instruction.

For computer systems containing the memory protection (MP) option in addition to the PIM, the MP is disabled everytime an interrupt is serviced. Therefore at the end of the PIM service program, the MP must be enabled again.

Table 3-1. I/O Instructions

| Mnemonic | Program Code | Functional Description |
|------------------|--------------|---|
| External Control | | |
| EXC 014* | 10014* | Clear interrupt registers. |
| EXC 024 | 10024 | Enable PIM. |
| EXC 0244 | 100244 | Enable all PIMs in system. |
| EXC 034 | 10034 | Clear interrupt registers and enable PIM. |
| EXC 044 | 10044 | Disable PIM. |
| EXC 0444 | 100444 | Disable all PIMs in system. |
| EXC 054 | 10054 | Clear interrupt registers and disable PIM. |
| Data Transfer | | |
| OME 04 | 10304 | Transfer contents of memory to mask register. |
| OAR 04 | 10314 | Transfer contents of A register to mask register. |
| OBR 04 | 10324 | Transfer contents of B register to mask register. |

* represents the last octal digit of the device address.

3.2 PROGRAMMING CONSIDERATIONS

When preparing a PIM program, clear the interrupt registers to establish initial conditions. To mask peripheral controllers, write a mask word in the program. The eight least significant bits of the mask word correspond to the eight priority interrupt lines. Setting bit 0 inhibits the highest priority line, setting bit 1 inhibits the second-highest priority line, etc. The mask register must be loaded by the program after any power-up sequence, including the power-up cycle of the power failure/restart (PF/R) feature. System reset does not clear the PIM mask register.

When program loops contain only uninterruptable instructions, interrupts cannot occur. Thus, when recognition of an interrupt is imperative (such as with the PF/R), at least one no-operation (NOP) instruction must be added to such

3.3 UNINTERRUPTABLE INSTRUCTIONS AND CONDITIONS

An interrupt can be detected only during the last cycle of an instruction execution. In 70 systems using the memory protection feature, interrupts can be detected immediately following all instructions except:

- a. Halt (HLT) instructions
- b. Any external control (EXC) I/O instruction
- c. Any execution instruction. If the condition is met, interrupts are inhibited between executions of an execution instruction and the instruction at the execution address. If the condition is not met,

OPERATION

interrupts are inhibited between executions of an execution instruction and the instruction following in sequence.

d. Any instruction executed in the step mode.

In 70 series systems without the memory protection feature, detection of an interrupt is inhibited during the following types of instructions:

- a. Halt (HLT) instructions
- b. All shift instructions
- c. All I/O instructions
- d. All double-word instructions
- e. All multiplication or division instructions
- f. Any instruction executed in the step mode

In all 620/L systems, detection of an interrupt is inhibited during the following types of instructions and conditions:

- a. Halt (HLT) instructions
- b. All jump, jump and mark, or execution instructions when the jump condition is met. (When the jump condition is not met these instructions are interruptable).

c. All I/O instructions

d. All shift or rotation instructions

e. All multiplication or division instructions

f. During the processor cycle immediately following an external control (EXC) I/O instruction.

g. During the processor cycle immediately following a shift, rotation, multiplication, or division instruction during which a trap occurred (DMA operation).

h. During the first instruction executed after entering run mode if that instruction is a single-word instruction.

i. During a manual step operation

j. During a halt condition

Refer to the 77-400 and 77-200 processor manuals for the uninterruptable instructions and conditions for those computer systems.

3.4 PROGRAM EXAMPLE

Table 3-2 shows a typical program using the PIM. In this program, 256 descending binary frames are transferred to the high-speed paper tape punch. Memory locations 01000 to 01023 are used in the program as are computer mnemonic codes with corresponding machine language codes.

Table 3-2. Program Example

| Machine Code | | Source Code | | | |
|--------------|-------------|-------------|------------|---------|------------------------|
| Location | Instruction | Label | Mnemonic | Operand | Description |
| 001000 | | STRT | .ORG | .01000 | |
| 001000 | 011011 | | .LDA | .MASK | FETCH INTERRUPT MASK |
| 001001 | 103140 | | .OAR | .040 | AND STORE IN REGISTER |
| 001002 | 006010 | | .LDAI | .0377 | INITIALIZE OUTPUT DATA |
| 001003 | 000377 | | | | |
| 001004 | 103137 | | .OAR | .037 | PRIME INTERRUPT MODULE |
| 001005 | 100240 | | .EXC | .0240 | ENABLE PIM |
| 001006 | 005000 | | .NOP | . | |
| 001007 | 001000 | | .JMP | .1 | DELAY FOR INTERRUPTS |
| 001010 | 001006 | | | | |
| 001011 | 000376 | MASK | .DATA | .0376 | |
| | | INTERRUPT | PROCLSSING | SUBR | |
| 001012 | 000000 | INTR | .ENTR | . | |
| 001013 | 005311 | | .DAR | . | DECR OUTPUT DATA |
| 001014 | 103137 | | .OAR | .037 | OUTPUT DATA TO PUNCH |
| 001015 | 100240 | | .EXC | .0240 | RE-ENABLE PIM |
| 001016 | 001010 | | .JAZ | .+ 4 | |
| 001017 | 001022 | | | | |
| 001020 | 001000 | | .JMP | .INTR | EXIT |
| 001021 | 101012 | | | | |
| 001022 | 100440 | | .EXC | .0440 | CLEAR PIM |
| 001023 | 000000 | | .HLT | . | END OF PROGRAM |
| | | INTERRUPT | ADDRESS | | |
| 000100 | | | .ORG | .0100 | |
| 000100 | 002000 | | .JMPPM | .INTR | |
| 000101 | 001012 | | | | |
| | 000000 | | .END | . | |

SECTION 4

THEORY OF OPERATION

4.1 GENERAL

Communication between the PIM and the processor is similar to that of any peripheral controller except that the PIM can request a program interrupt. When the computer acknowledges the interrupt, the PIM specifies the memory location of the instruction to be executed.


The PIM scans the interrupt lines with every cycle of the interrupt clock (IUCX-1). If signals are detected on more than one line, the highest-priority signal is acknowledged. The remaining interrupt requests are stored in the PIM interrupt-line register until acknowledged. The PIM has an eight-bit mask register that selectively inhibits interrupt requests from the interrupt-line register. When a given flip-flop of the mask register is set, corresponding interrupt requests from the interrupt-line register are inhibited. When the mask register flip-flop is reset, the interrupt

request is not inhibited. The mask register is unaffected by system reset and must be loaded under program control using data-transfer instructions.

Acknowledgment of an interrupt by the processor causes execution of the instruction located at the memory address specified by the PIM. Any instruction can be executed except an I/O type. An interrupt is thus serviced in one instruction period.

4.2 FUNCTIONAL DESCRIPTION

The following subsections describe the five functional circuits of the PIM (figure 4-1). Refer to the timing waveforms of figure 4-2 and the PIM logic diagram.



V711-1794 A

Figure 4-1. PIM Functional Block Diagram

THEORY OF OPERATION

4.2.1 Control Logic

The control logic circuit directs and sequences the response of the PIM to external control, data transfer, and interrupt operations. When a computer program interrupt is requested, the processor requests the PIM to place the interrupt address on the I/O bus. If the PIM has system priority, the address line drivers are enabled. The PIM interrupt-request signal will remain active until all interrupts stored (but not inhibited) by the PIM have been acknowledged, or until PIM priority is lost.

The control logic circuit consists of flip-flops PRME, DTOX, IURM and associated gates. During the execution of an output data transfer command, signals FRYX and DA set DTOX. DTOX + high and DRYX + generate SMR1- low, which transfers the mask word from the I/O bus to the mask register. At the end of the transfer, DRYX + resets flip-flop DTOX. DA, in conjunction with FRYX +, indicates that the central processor is communicating with the PIM.


External control commands for the PIM are indicated by EXCX + low. EB06 +, EB07 +, and EB08 + are combined

with EXCX + to actuate the five external control commands.

Flip-flop PRME provides master enable/disable for the entire PIM. When PRME is reset, computer program interrupts cannot be requested by the PIM; however, the PIM continues to receive and store interrupts from external devices. When PRME + is high, flip-flop IURM is set by INR1 + high, one IUCX- I clock period after an interrupt is clocked into the sync register. IURM + and PRME + high plus PRMX- I low generate IURX- I low, requesting an interrupt.

When a computer program interrupt is requested by the PIM, the processor responds with signal IUAX- I low. This signal requests that PIM place the interrupt instruction address on the I/O bus.

If the PIM has system priority, the address line drivers are enabled as long as IUAX- I is low. When IUAX- I goes low, IUCX- I is held low. Interrupt conditions are therefore held static during the time that IUAX- I is low. Flip-flop IURM is cleared when all interrupts received by the PIM have been acknowledged by the central processor.



V111-347B

Figure 4-2. Timing for Reception and Servicing of a Single Interrupt

4.2.2 Interrupt Address Generator

The interrupt address generator consists of coding logic that generates the binary number of the interrupt line requesting the interrupt. A pair of memory locations is reserved for each interrupt line. The interrupt addresses are normally in memory locations 0100 through 0117. However, the 16 interrupt addresses can be placed anywhere within the first 128 memory locations except 040 through 047, and may be placed at other addresses by special request.

The interrupt address generator consists of three gates that use line priority signals to generate signals A0XX+, A1XX+, and A2XX+. These signals constitute three bits of the address code for the interrupt line to be serviced. They are placed on the I/O bus by IAEX+ low. The least-significant bit of the address code is always low, resulting in an even address. This bit is supplied by the processor when the second word of a double-word interrupt instruction is accessed.

Signal IAEX+ low is generated by signals PRMX-I and IUAX-I low and FF set signal PRME+ and IURM+ high. These four signals indicate, respectively, that: the PIM has priority; the PIM interrupt has been acknowledged; the PIM is activated; and interrupt awaits on one of the interrupt lines.

4.2.3 Interrupt-Line Register

The interrupt-line register consists of eight flip-flops that asynchronously accept interrupt inputs. An interrupt is stored in the register until the interrupt is serviced or until the entire register is cleared by command.

The interrupt-line register consists of flip-flops LR00 through LR07. An interrupt is generated when an interrupt line signal, ILnn-, goes low. IL00- through IL07- are each connected to the clock input of an interrupt-line register flip-flop. ILnn- may remain low for any period of time greater than 0.2 microseconds; a constant low does not produce repetitive interrupts. If the interrupt is serviced, the flip-flop is reset by IUCP+ and a line priority signal,

LPnn+. Although IUCP+ is sent to all register flip-flops, only the flip-flop that was serviced is reset.

4.2.4 Sync Register and Line Priority

The sync register consists of eight flip-flops. At each interrupt clock period, the outputs of the interrupt-line register are clocked into the sync register. The sync register, therefore, samples the status of the eight interrupt lines synchronously with the computer interrupt clock. The sync register outputs activate the priority logic used to generate the interrupt address.

If two or more interrupts occur simultaneously, the line with the highest priority is given precedence and all other lines are temporarily inhibited. An interrupt line can request a computer program interrupt only if the line has not been inhibited and a higher-priority line is not active.

The sync register consists of flip-flops IR00 through IR07. IUC1- clocks the contents of the interrupt-line register into the sync register. The outputs of the sync register are fed into a network of gates that determine the priority of each interrupt line signal. The line priority circuit generates signal INR1+, which enables the generation of signal IURX-I. In addition, LP00+ through LP07+ determine the interrupt address and the interrupt-line register flip-flop to be reset after servicing its interrupt. IL00- has the highest priority, and signal IL07- has the lowest.

4.2.5 Mask Register

The mask register inhibits interrupt requests from selected interrupt lines to be disarmed while other lines are permitted to cause a program interrupt. The eight flip-flops of the mask register inhibit corresponding interrupt requests from the interrupt-line register. The mask register must be loaded under program control to establish which interrupts are to be inhibited.

EB00+ through EB07+ are loaded into the mask register when a particular interrupt is to be masked (inhibited). SMR1+ clocks this mask word into the register. The register outputs are fed into the line priority circuit. If one or more interrupts are inhibited by the mask register, the highest-priority unmasked interrupt is serviced.

SECTION 5 MAINTENANCE

Maintenance personnel should be familiar with the contents of this manual before attempting PIM troubleshooting. The MAINTAIN III test program system (Test Programs Manual, 98 A 9952 07x) contains a PIM test program used to test various phases of PIM operation. Further diagnosis can then be made by referring to this manual.

5.1 TEST EQUIPMENT

The following test equipment and tools are recommended for maintenance:

- a. Oscilloscope, Tektronix type 547 with dual-trace plug-in unit, or equivalent.
- b. Multimeter, Triplett type 630 or equivalent.
- c. Soldering iron, 39-watt pencil type.


5.2 CIRCUIT-BOARD REPAIR

If it has been determined that circuit-board repair is required, it is recommended that the Sperry Univac customer service department be contacted so that a new circuit board can be installed in the user's system and the faulty one returned to the factory for repairs. However, if the user decides to perform his own repairs, caution should be used so that the circuit board is not permanently damaged. Approved repair procedures should be followed such as the ones described in document IPC-R-700A prepared by the Institute of Printed Circuits.

SECTION 6

MNEMONICS

| Mnemonics | Description |
|-----------|---|
| AnXX | Address code of device with priority interrupt. |
| CACR | Clear ac register. Generates signal CILR on receipt of signal EXCX. |
| CILR | Clear line register. Clears the line and sync registers. |
| DA | Decoded device address. |
| DRYX | Data ready pulse that resets flip-flop DTOX; enables signal SMR1. |
| DTOX | Data transfer out flip-flop. Stores the occurrence of an output command from the processor. |
| EBnn-l | Address or function code bit from I/O bus. |
| EXCX | Enables initialization of PIM upon external control command. |
| FRYX | Function ready pulse that sets flip-flop DTOX. |
| IAEX | Interrupt address enable. Gates address of interrupt line onto I/O bus. |
| ILnn | Interrupt line from peripheral controller. |
| INRn | Interrupt request. Indicates a request from one or more interrupt lines. |
| IRnn | Sync register outputs. Stores the status of the line register in synchronism with the interrupt clock signal. |
| IUAX | Interrupt acknowledgment. Enables servicing of PIM interrupts. |
| IUCP | Interrupt completion resets line register flip-flop after interrupt is serviced. |
| IUCX | Interrupt clock. Provides timing for servicing of PIM interrupt request. |
| IUCI | Interrupt clock inverted. Clocks contents of line register into sync register. |
| IUDX | Interrupt detection. Sets flip-flop IURM. |
| IUJX | Interrupt jump. Inhibits the PIM after a jump and mark command. |
| IURM | Interrupt request memory flip-flop. Stores a request for an interrupt from an interrupt line. |
| IURX-l | Interrupt request. Sent to the processor to request signal IUAX-l. |
| KPRME | K-input to PRME |
| LPii | Line priority signals. Indicates the eight PIM priorities. |
| LRnn | Line register flip-flop outputs. Stores request for an interrupt from a device connected to an interrupt line. |
| PRME | PIM enabling flip-flop. Stores the activation of the PIM. |
| PRMX | Priority input. Gives priority to PIM. |
| PRNX | Priority output. Passes priority to next in line after interrupts are serviced. |
| SMR1 | Clocks mask word into mask register. |
| SYRT | System reset. Clears flip-flops DTOX and PRME and generates signal CILR when control-panel reset switch is pressed. |



UNIVAC PARTS LIST

MFG CODE

J, W

ISSUE DATE

81/12/07

CONTROL

W 777

PL

DOC NO.

W0100094

C

9

SHEET

1

SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION

| | | | | | | | | | | | | | | |
|--------------------------------|--|--|--|--|-----|-----|-----|-----------|----|-----|----|------|------|-------|
| TITLE | | | | | PCC | ADC | PCD | COMM CODE | CA | U/M | ST | TYPE | SIZE | CLASS |
| PRIORITY INTERRUPT OPTION, EXP | | | | | | | | | | EA | A | M | A | A |

| FIND NO. | QUANTITY REQUIRED | U/M | PCC | PART OR IDENT NO. | | EIR AND PART DESCRIPTION INFORMATION | ECC | ST | CHG |
|----------|-------------------|-----|-----|-------------------|--------------|--|-----|----|-----|
| | | | | DOCUMENT NO. | DASH | | | | |
| 2006 | | | | W | 95023 -01 | PL REV F, PIC REV F, RANGE 00 - 03 EIR RELEASED 81/12/04 | | | * |
| 2005 | | | | W | 94788 -01 | PL REV E, PIC REV D, RANGE 00 - 03 EIR RELEASED 81/05/28 | | | |
| ***** | ***** | *** | ** | * | ***** | ***** COMMON DATA ***** | | | |
| 3001 | | X | | | SW01163 -00 | MARKING, MECHANICAL SPECS DSGN-F/GENERAL IDENTIFICATION | | | A |
| 3002 | | X | | | SW00114 -00 | CMPTR COMPS W/FEATURE NUM SPEC TEST-F3024-01PRIORITY INTR MD | | | A |
| 3003 | | X | | | SW00191 -00 | CMPTR COMPS W/FEATURE NUM SPEC DSGN-F3024-01PRIORITY INTR MD | | | A |
| ***** | ***** | *** | | * | ***** | 620 I EXPANSION VAR DATA PART - 00 ***** | | | A |
| 2 | 1 | EA | | | 6600192 -01 | PC ASSEMBLY-PIM * | | | A * |
| 5 | 1 | EA | | | W5300C19 -00 | CA ASSY - PRI INTERRUPT INTL | | | A |
| 6 | 1 | EA | | | W5300C20 -00 | CA - PRIORITY INTERRUPT, EXT | | | A |
| 8 | 18 | EA | | | W5800C02 -00 | TERMINAL, PIN RECEPTACLE 22-26 AWG, .036-.103 INS DIA | | | A |
| 11 | 4 | EA | | | W2100C62 -14 | SCREW, MACH, PAN HEAD SST PASS XREC 4-40 .375 | | | A |
| 12 | 4 | EA | | | W2204400 -01 | WASHER-FLAT, NO.4 .250 OD, .125 ID, .028 THK | | | A |
| 13 | 4 | EA | | | W2204401 -08 | WASHER LOCK FLAT INT TEETH SST PASS.016T .116 ID .270 OD | | | A |
| 14 | 4 | EA | | | W2304400 -01 | NUT, PLAIN, HEX SST PASS .250AFLT 4-40.098 | | | A |
| ***** | ***** | *** | | * | F3024-01 | ***** VAR DATA PART - 01 ***** | | | A |
| 2 | 1 | EA | | | 6600192 -01 | PC ASSEMBLY-PIM * | | | A * |
| ***** | ***** | *** | | * | ***** | ***** VAR DATA PART - 02 ***** | | | A |
| 3 | 1 | EA | | | W4400C22 -00 | PC ASSEMBLY PRIORITY INTERRUPT DM124 | | | A |
| 5 | 1 | EA | | | W5300C19 -00 | CA ASSY - PRI INTERRUPT INTL | | | A |
| 7 | 1 | EA | | | W5300C60 -00 | CA ASSY - PRI INT EXT | | | A |
| 8 | 36 | EA | | | W5800C02 -00 | TERMINAL, PIN RECEPTACLE 22-26 AWG, .036-.103 INS DIA | | | A |
| 11 | 8 | EA | | | W2100C62 -14 | SCREW, MACH, PAN HEAD SST PASS XREC 4-40 .375 | | | A |
| 12 | 8 | EA | | | W2204400 -01 | WASHER-FLAT, NO.4 .250 OD, .125 ID, .028 THK | | | A |
| 13 | 8 | EA | | | W2204401 -08 | WASHER LOCK FLAT INT TEETH SST PASS.016T .116 ID .270 OD | | | A |

SPERRY UNIVAC PARTS LIST

MFG CODE

J, W

ISSUE DATE

81/12/07

CONTROL

W 777

PL

DOC NO.

W0100094

AC

9

SHEET

2

SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION

| | | | | | | | | | | | | | | | | | | | | |
|-------------------------------|--|--|-----|--|--|-----|--|--|-----|--|--|-----------|--|--|----|-----|----|------|------|-------|
| TITLE | | | PCC | | | ADC | | | PCD | | | COMM CODE | | | CA | U/M | ST | TYPE | SIZE | CLASS |
| PRICRITY INTERRUPT OPTION,EXP | | | | | | | | | | | | | | | | | | | | |

| FIND NO. | QUANTITY REQUIRED | U/M | PCC | PART OR IDENT NO. | | EIR AND PART DESCRIPTION INFORMATION | ECC | ST | CHG |
|----------|-------------------|-----|-----|-------------------|------|---|-----|----|-----|
| | | | | DOCUMENT NO. | DASH | | | | |
| 14 | 8 | EA | | W2304400 | -01 | NUT, PLAIN, HEX SST PASS .250AFLT 4-40.098 | | | |
| 23 | 1 | EA | | W0100019 | -00 | CONN ASSY, PLUG - 26 CONTACT 1 MALE & 1 FEMALE JACKSCREWS | | | |
| 24 | 26 | EA | | W5800004 | -02 | PIN, ELECTRICAL CONNECTOR M 20AWG CRIMPING BRS GOLD | | | |
| **** | ***** | *** | * | ***** | **** | ***** VAR DATA PART - 03 ***** | | | |
| 3 | 1 | EA | | W4400022 | -00 | PC ASSEMBLY PRIORITY INTERRUPT DM124 | | | |
| 5 | 1 | EA | | W5300019 | -00 | CA ASSY - PRI INTERRUPT INTL | | | |
| 11 | 4 | EA | | W2100062 | -14 | SCREW, MACH, PAN HEAD SST PASS XREC 4-40 .375 | | | |
| 12 | 4 | EA | | W2204400 | -01 | WASHER-FLAT, NO.4 .250 OD, .125 ID, .028 THK | | | |
| 13 | 4 | EA | | W2204401 | -08 | WASHER LOCK FLAT INT TEETH SST PASS.016T .116 ID .270 OD | | | |
| 14 | 4 | EA | | W2304400 | -01 | NUT, PLAIN, HEX SST PASS .250AFLT 4-40.098 | | | |
| 23 | 1 | EA | | W0100019 | -00 | CONN ASSY, PLUG - 26 CONTACT 1 MALE & 1 FEMALE JACKSCREWS | | | |
| 24 | 26 | EA | | W5800004 | -02 | PIN, ELECTRICAL CONNECTOR M 20AWG CRIMPING BRS GOLD | | | |

| REVISIONS | | | | | |
|-----------|---------------|----------|---|-------------|----------------------|
| REV | EIR | CHG CODE | DESCRIPTIONS | DR | APPD |
| B | W87474 -22 | | RELEASE TO API | PB | <i>MA</i> 12-8-74 |
| D | W87464 -02 | | REVISED PER EIR, UPDATED FORMAT, DOC. NO. WAS 01A0094. | <i>B</i> | |
| F | W95023 -01 | | REVISED SH 8 PER EIR | <i>V.C.</i> | <i>R.W.</i> |

DWG NO. W0100094

PART NO. W0100094-00 THRU -03
IDENT NO.

FOR MATL REQUIREMENTS SEE PL
PL REV LETTER CONTROLS DOCUMENT.

| | | | | | |
|---------------|-------------|-----------|--|---|----------|
| NEXT ASSEMBLY | | MODEL NO. | | SPERRY UNIVAC | |
| DR | MUMEMTHALER | 3/21/68 | CODE IDENT NO. 21101 | TITLE PRIORITY INTERRUPT OPTION 620 I EXPANSION | |
| CHK | JB | 3/25/68 | | | |
| DSGN | JB | 3/25/68 | THIS DOCUMENT MAY CONTAIN PROPRIETARY INFORMATION AND SUCH INFORMATION MAY NOT BE DISCLOSED TO OTHERS FOR ANY PURPOSE OR USED TO PRODUCE THE ARTICLE OR SUBJECT, WITH- OUT PERMISSION FROM SPERRY UNIVAC. | SIZE | DWG NO. |
| GR | D. MARTIN | 4/2/68 | | A | W0100094 |
| APPD | D. MARTIN | 4/2/68 | | REV | F |
| APPD | R. PEPPER | 4/2/68 | | SHEET 1 OF 9 | |

NOTES:

- 1 This drawing provides the Priority Interrupt Option for the 620 I Expansion Unit. The assemblies mount in either the central processor (W0100001) or the expansion chassis (W0100074) or both
2. Parts List, W0100094
- 3 Install parts per W0100074 (Also see sheets 3, 4, 5, & 6 of this drawing).
- 4 For wiring information see sheet 7.
- 5 Underminated wires of cables are trimmed to length at installation and terminal (W5800002-00) are attached.
- 6 If the Priority Interrupt Option is to be shipped for customer installation, package it in a suitable container and identify the container with the following information:
Part No W0100094 - (Applicable Dash No and Rev Ltr)
- 7 Wiring changes per W9500003 CHG AB must be incorporated to enable this option to function
- 8 Test per W9800114
- 9 Design Spec W9800191

SPERRY UNIVAC


CODE
IDENT NO.
21101

W0100094

SH 2 OF 9

F
REV

CENTRAL PROCESSOR
W0100001 OR EXPANSION CHASSIS
W0100074-00



EXTERNAL I-CABLE
W5300020-00


CABLE
W5300019-00

EXPANSION CHASSIS
W0100074-00

J35


-00

| | | | | |
|------------|----------------|------|--------------|-----|
| | CODE IDENT NO. | SIZE | W0100094 | REV |
| | 21101 | A | | F |
| SCALE NONE | | | SHEET 3 OF 9 | |



-01

| | | | | |
|------------|----------------|----------|--------------|-----|
| | CODE IDENT NO. | SIZE | W0100094 | REV |
| | 21101 | A | | F |
| SCALE NONE | | | SHEET 4 OF 9 | |



-02

CODE IDENT NO.

21101

SIZE

A


W01000094

REV

F

SCALE NONE

SHEET 5 OF 9



-03

| | | | |
|----------------|------|--------------|-----|
| CODE IDENT NO. | SIZE | W0100094 | REV |
| 21101 | A | | F |
| SCALE NONE | | SHEET 6 OF 9 | |

THE FOLLOWING FUNCTIONS WILL APPEAR AT THE CONNECTORS AS SHOWN:

| FUNCTION | CARD EDGE CONNECTOR | 26 PIN CONNECTOR |
|----------|---------------------|------------------|
| ILOO- | 3 | A |
| R | 4 | B |
| ILO1- | 13 | C |
| R | 14 | D |
| ILO2- | 9 | E |
| R | 10 | F |
| ILO3- | 15 | H |
| R | 16 | J |
| ILO4- | 11 | K |
| R | 12 | L |
| ILO5- | 5 | M |
| R | 6 | N |
| ILO6- | 1 | P |
| R | 2 | R |
| ILO7- | 7 | S |
| R | 8 | T |
| SPARE | 17 | U |
| SPARE | 18 | V |

CODE IDENT NO.

21101

SIZE

A

W0100094

REV

F

SCALE NONE

SHEET 7 OF 9

DEVICE ADDRESS TABLE
FOR THE NEW PM (6600192)

| TO SELECT DEVICE ADDRESS | LOCATION CDI | | | |
|--------------------------------|--------------|----|----|----|
| | S3 | S2 | S1 | S4 |
| X0 | A | A | A | |
| X1 | A | A | B | |
| X2 | A | B | A | |
| X3 | A | B | B | |
| X4 | B | A | A | |
| X5 | B | A | B | |
| X6 | B | B | A | |
| X7 | B | B | B | |
| 4X | | | | A |
| 6X | | | | B |

INTERRUPT ADDRESS TABLE

| INTERRUPT ADDRESS | LOCATION F5 | | |
|----------------------|-------------|----|----|
| | S3 | S2 | S1 |
| X00 | | B | B |
| X20 | | B | A |
| X40 | | A | B |
| X60 | | A | A |
| 1XX | A | | |
| 2XX | B | | |

NOTES:

1. MAKE NO CONNECTION TO PIN 63 FOR DEVICE ADDRESSING.
2. TO INSTALL A NEW PM W4400683 OR 6600192 IN PLACE OF AN OLD STYLE PM (W4400172), REMOVE ENTIRE WIRE WRAP STRING (IF ANY) BETWEEN PIN 63 AND ANY OF THE FOLLOWING PINS: 66, 69 AND 72.

CODE
IDENT NO.
21101

W0100094

F

SH 8 OF 9

REV

DEVICE ADDRESS WIRING TABLE
FOR PIM(W4400172) (SHOWN FOR
REFERENCE)

| TO SELECT DEVICE ADDRESS | ADD W/W JUMPER FROM P1 | | | |
|--------------------------------|------------------------|------------------|------------------|--------------------|
| | PIN 64 TO PIN | PIN 67 TO PIN | PIN 70 TO PIN | PIN 63 TO PIN'S |
| 40 | 66 | 69 | 72 | — |
| 41 | 65 | 69 | 72 | 66 |
| 42 | 66 | 68 | 72 | 69 |
| 43 | 65 | 68 | 72 | 66, 69 |
| 44 | 66 | 69 | 71 | 72 |
| 45 | 65 | 69 | 71 | 66, 72 |
| 46 | 66 | 68 | 71 | 69, 72 |
| 47 | 65 | 68 | 71 | 66, 69, 72 |

DEVICE ADDRESS WIRING TABLE
FOR PIM(W4400683) SHOWN FOR REFERENCE

| TO SELECT DEVICE ADDRESS | ADD W/W JUMPER FROM P1 | | |
|--------------------------------|------------------------|------------------|------------------|
| | PIN 64 TO PIN | PIN 67 TO PIN | PIN 70 TO PIN |
| 40 | 66 | 69 | 72 |
| 41 | 65 | 69 | 72 |
| 42 | 66 | 68 | 72 |
| 43 | 65 | 68 | 72 |
| 44 | 66 | 69 | 71 |
| 45 | 65 | 69 | 71 |
| 46 | 66 | 68 | 71 |
| 47 | 65 | 68 | 71 |

CODE
IDENT NO.
21101

W0100094

SH 9 OF 9

F
REV

SPERRY UNIVAC PARTS LIST

MFG CODE

J, W, D

ISSUE DATE

81/12/07

CONTROL

W 777

DOC NO.

PL

6600192

SHEET

1

SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION

| | | | | | | | | | | | | | |
|-----------------|--|--|--|-----|-----|-----|-----------|----|-----|----|------|------|-------|
| TITLE | | | | PCC | ADC | PCD | COMM CODE | CA | U/M | ST | TYPE | SIZE | CLASS |
| PC ASSEMBLY-PIM | | | | | | | | | EA | M | AP | D | A |

| FIND NO. | QUANTITY REQUIRED | U/M | PCC | PART OR IDENT NO. | | EIR AND PART DESCRIPTION INFORMATION | | | | | | | ECC | ST | CHG | |
|----------|-------------------|-----|-----|-------------------|---------------|---|--------------------|-----------|------|----------------|--|--|-----|----|-----|-----|
| | | | | DOCUMENT NO. | DASH | | | | | | | | | | | |
| 2001 | | | | W | 95C23 -01 | PL REV A, PIC REV A, RANGE 00 - 01 EIR RELEASED | 81/12/04 | | | | | | | | | * |
| 2000 | | | | W | 87436 -03 | PL REV -, PIC REV -, RANGE 00 - 00 EIR RELEASED | 79/09/27 | | | | | | | | | * |
| ***** | ***** | *** | * | ***** | **** | (4400683-000) | VAR DATA PART - 00 | ***** | | | | | | | | S * |
| | | | | W | 95C23 -01 | ABOVE PART SUPERSEDED UNILATERALLY BY | 6600192- 01 | 81/12/04 | | | | | | | | * |
| ***** | ***** | *** | * | ***** | **** | * | VAR DATA PART - 01 | ***** | | | | | | | | A * |
| 1 | 1 | EA | | | 6600193 -01 | PC BOARD-PIM | * | | | | | | | | | A * |
| 2 | 4 | EA | I | | 5036520 -00 | INTEGRATED CIRCUIT DIGITAL | TTL | 7473 | * | FF J-K DUAL | | | | | | I * |
| 4 | 4 | EA | I | | 3008194 -00 | INTEGRATED CIRCUIT DIGITAL | TTL | 7474 | * | FF D DUAL | | | | | | I * |
| 6 | 1 | EA | I | | 2899573 -00 | INTEGRATED CIRCUIT DIGITAL | TTLH | 74H11 | * | GT AND 3IN | | | | | | I * |
| 8 | 2 | EA | I | | 3007755 -00 | INTEGRATED CIRCUIT DIGITAL | TTLH | 74H04 | * | GT HEX INVERT | | | | | | I * |
| 10 | 1 | EA | | | W4900C36 -00 | INTEGRATED CIRCUIT, DIGITAL | TTLH | 74H73 | | FF DUAL JK | | | | | | A * |
| 12 | 4 | EA | I | | 5036515 -00 | INTEGRATED CIRCUIT DIGITAL | TTLH | 74H00 | * | GT NAND 2IN | | | | | | I * |
| 14 | 4 | EA | I | | 3008183 -00 | INTEGRATED CIRCUIT DIGITAL | TTL | 7404 | * | GT HEX INVERT | | | | | | I * |
| 16 | 6 | EA | I | | 5036149 -00 | INTEGRATED CIRCUIT DIGITAL | TTL | 74H20 | | DUAL 4IN NAND | | | | | | I * |
| 18 | 5 | EA | I | | 5036157 -00 | INTEGRATED CIRCUIT DIGITAL | TTL | 74H74 | | DUAL D FF | | | | | | A * |
| 20 | 1 | EA | | | W4900C93 -01 | INTEGRATED CIRCUIT, DIGITAL | TTLH | 74H50 | | GT AOI EXP | | | | | | A * |
| 22 | 2 | EA | I | | 3013355 -00 | INTEGRATED CIRCUIT DIGITAL | TTLH | 74H21 | * | GT AND 4IN | | | | | | I * |
| 24 | 3 | EA | I | | 5036505 -00 | INTEGRATED CIRCUIT DIGITAL | TTLH | 74H08 | * | GT AND 2IN | | | | | | I * |
| 26 | 2 | EA | | | W4900128 -01 | INTEGRATED CIRCUIT, DIGITAL | TTL | 7438 | | GT NAND 2I SEL | | | | | | I * |
| 28 | 1 | EA | I | | 5036152 -00 | INTEGRATED CIRCUIT | TTL | 7437 | * | GT NAND BUFF | | | | | | I * |
| 30 | 1 | EA | | | W4900554 -01 | INTEGRATED CIRCUIT, DIGITAL | TTLH | 74H10 | | GT NAND 3IN | | | | | | A * |
| 32 | 6 | EA | | | W6502500 102 | RES,FXD,COMPOSITION,1/4W,5% | | 1000 OHMS | | | | | | | | A * |
| | | | | | REF DES (1) | R1 | (2) | R10 | THRU | R14 | | | | | | |
| 33 | 8 | EA | | | W6502500 151 | RES,FXD,COMPOSITION,1/4W,5% | | 150 OHMS | | | | | | | | A * |
| | | | | | REF DES (1) | R2 | THRU | R9 | | | | | | | | |

SPERRY UNIVAC PARTS LIST

MFG CODE
J, W, D

ISSUE DATE
81/12/07

CONTROL
W 777

DOC NO.
PL 6600192

AC
1

SHEET
2 *

SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION

| | | | | | | | | | | | | | | | |
|--------------------------|--|--|--|--|-----|-----|-----|-----------|----|-----------|---------|------------|-----------|------------|----------|
| TITLE PC ASSEMBLY-PIM | | | | | PCC | ADC | PCD | COMM CODE | CA | U/M EA | ST M | TYPE AP | SIZE D | CLASS A | CHG * |
|--------------------------|--|--|--|--|-----|-----|-----|-----------|----|-----------|---------|------------|-----------|------------|----------|

| FIND NO. | QUANTITY REQUIRED | U/M | PCC | PART OR IDENT NO. | | EIR AND PART DESCRIPTION INFORMATION | ECC | ST | CHG |
|----------|-------------------|-----|-----|-------------------|------|--|-----|----|-----|
| | | | | DOCUMENT NO. | DASH | | | | |
| 34 | 1 | EA | | W6505000 | 151 | RES,FXD,COMPOSITION .5W 5% 150 OHMS | | | A * |
| | | | | REF DES (1) | | R15 | | | |
| 35 | 15 | EA | C | 4916657 | -06 | CAP FXD CER DIEL 50V +80 - 20% 100K PF | | | A * |
| | | | | REF DES (1) | | C2 THRU C9 (2) C17 THRU C23 | | | |
| 36 | 8 | EA | | W7100200 | 475 | CAPACITOR, FXD, TANTALUM DIEL 4.7 UF 10% 20V | | | A * |
| | | | | REF DES (1) | | C1 (2) C10 THRU C16 | | | |
| 37 | 14 | EA | | W5300194 | -00 | BUS, POWER DISTRIBUTION 8 SPACE | | | A * |
| 40 | 2 | EA | | W7800114 | -00 | SWITCH ASSY TOGGLE ROCKER 4SPDT 30V | | | A * |
| F001 | | X | | 6600194 | -01 | LOGIC DIAGRAM-PIM * | | | A * |
| S001 | | X | | SW01163 | -00 | MARKING,MECHANICAL SPECS DSGN-F/GENERAL IDENTIFICATION | | | A * |



UNIVAC PARTS LIST

SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION

MFG CODE
J, W

ISSUE DATE

81/02/27

CONTROL

W 777

PL

DOC NO.

W4400683

C

SHEET

1 1

| | | | | | | | | | | | | | | |
|---|--|--|--|--|-----|-----|-----|-----------|----|-----|----|------|------|-------|
| TITLE PC ASSY - PRIORITY INTER DM398 | | | | | PCC | ADC | PCD | COMM CODE | CA | U/M | ST | TYPE | SIZE | CLASS |
| | | | | | | | | | | EA | M | M | D | A |

| FIND NO. | QUANTITY REQUIRED | U/M | PCC | PART OR IDENT NO. | | EIR AND PART DESCRIPTION INFORMATION | ECC | ST | CHG |
|----------|-------------------|-----|-----|-------------------|------|---|-----|----|-----|
| | | | | DOCUMENT NO. | DASH | | | | |
| Z007 | | | | W 94603 | -03 | PL REV G, PIC REV D, RANGE 00 - 02 EIR RELEASED 81/02/27 | | | * |
| Z006 | | | | W 94363 | -02 | PL REV F, PIC REV D, RANGE 00 - 02 EIR RELEASED 80/10/27 | | | |
| ***** | ***** | *** | * | ***** | **** | ***** COMMON DATA ***** | | | |
| 1 | 1 | EA | | W4000617 | -00 | PC BOARD PRIORITY INTERRUPT DM398 | | | A * |
| 32 | 6 | EA | | W6502500 | 102 | RES,FXD,COMPOSITION,1/4W,5% 1000 OHMS | | | A |
| | | | | REF DES (1) | | R1 R10 R11 (2) R12 R13 R14 | | | |
| 33 | 8 | EA | | W6502500 | 151 | RES,FXD,COMPOSITION,1/4W,5% 150 OHMS | | | A |
| | | | | REF DES (1) | | R2 R3 R4 (2) R5 R6 R7 | | | |
| | | | | REF DES (3) | | R8 R9 | | | |
| 34 | 1 | EA | | W6505000 | 151 | RES,FXD,COMPOSITION .5W 5% 150 OHMS | | | A |
| | | | | REF DES (1) | | R15 | | | |
| 35 | 15 | EA | C | 4916657 | -06 | CAP FXD CER DIEL 50V +80 - 20% 100K PF | | | A |
| | | | | REF DES (1) | | C2 THRU C9 (2) C17 THRU C23 | | | |
| 36 | 8 | EA | | W7100200 | 475 | CAPACITOR, FXD, TANTALUM DIEL 4.7 UF 10% 20V | | | A |
| | | | | REF DES (1) | | C1 C10 C11 (2) C12 C13 C14 | | | |
| | | | | REF DES (3) | | C15 C16 | | | |
| 37 | 14 | EA | | W5300194 | -00 | BUS, POWER DISTRIBUTION 8 SPACE | | | A |
| 39 | 1 | EA | | W8600054 | -01 | LABEL INSTRUCTION PIM-SLOT BAC BLK LTR WHT BKGD | | | A |
| F001 | | X | | W9100454 | -00 | LGC DIAG - PRIORITY INTRPT MDL | | | A |
| S001 | | X | | SW01163 | -00 | MARKING,MECHANICAL SPECS DSGN-F/GENERAL IDENTIFICATION | | | A |
| ***** | ***** | *** | * | ***** | **** | VAR DATA PART = 00 ***** | | | S |
| | | | | W 94360 | -01 | ABOVE PART SUPERSEDED BILATERALLY BY 6600192- 00 80/08/20 | | | |
| 2 | 4 | EA | I | 5036520 | -00 | INTEGRATED CIRCUIT DIGITAL TTL 7473 * FF J=K DUAL | | | I |
| 4 | 4 | EA | I | 3008194 | -00 | INTEGRATED CIRCUIT TTL 7474 * FF D DUAL | | | I |
| 6 | 1 | EA | I | 2899573 | -00 | INTEGRATED CIRCUIT DIGITAL TTLH 74H11 * GT AND 3IN | | | I |

SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION

MFG CODE

J, W

ISSUE DATE

81/02/27

CONTROL

W 777

DOC NO.

PL

W4400683

AC

1

SHEET

2

TITLE
PC ASSY - PRIORITY INTER DM398

PCC

ADC

PCD

COMM CODE

CA

U/M

ST

TYPE

SIZE

CLASS

EA

M

M

D

A

| FIND NO. | QUANTITY REQUIRED | U/M | PCC | PART OR IDENT NO. | | EIR AND PART DESCRIPTION INFORMATION | ECC | ST | CHG |
|----------|-------------------|-----|-----|-------------------|------|---|-----|----|-----|
| | | | | DOCUMENT NO. | DASH | | | | |
| 8 | 2 | EA | I | 3007755 | -00 | INTEGRATED CIRCUIT TTLH 74H04 * GT HEX INVERT | | | I |
| 10 | 1 | EA | | W4900036 | -00 | INTEGRATED CIRCUIT, DIGITAL TTLH 74H73 FF DUAL JK | | | A |
| 12 | 4 | EA | I | 5036515 | -00 | INTEGRATED CIRCUIT TTLH 74H00 * GT NAND 2IN | | | I |
| 14 | 4 | EA | I | 3008183 | -00 | INTEGRATED CIRCUIT TTL 7404 * GT HEX INVERT | | | I |
| 16 | 6 | EA | I | 5036149 | -00 | INTEGRATED CIRCUIT DIGITAL DUAL 4-INPUT NAND GATE | | | I |
| 18 | 5 | EA | I | 5036157 | -00 | INTEGRATED CIRCUIT DIGITAL DUAL D TYPE EDGE TRIG. F=F | | | A |
| 20 | 1 | EA | | W4900093 | -01 | INTEGRATED CIRCUIT, DIGITAL TTLH 74H50 | | | A |
| 22 | 1 | EA | I | 3013355 | -00 | INTEGRATED CIRCUIT-IC192 TTLH 74H21 * GT AND 4IN | | | I |
| 24 | 3 | EA | I | 5036505 | -00 | INTEGRATED CIRCUIT TTLH 74H08 * GT AND 2IN | | | I |
| 26 | 2 | EA | | W4900128 | -01 | INTEGRATED CIRCUIT, DIGITAL TTL 7438 QUAD 2IN NAND | | | I |
| 28 | 1 | EA | I | 5036152 | -00 | INTEGRATED CIRCUIT TTL 7437 * GT NAND BUFF | | | I |
| 30 | 1 | EA | | W4900554 | -01 | INTEGRATED CIRCUIT, DIGITAL TTLH 74H10 GT NAND 3IN | | | A |
| ***** | ***** | *** | * | ***** | **** | HUMISEAL WITH PLASTIC IC'S VAR DATA PART - 01 ***** | | | A |
| 2 | 4 | EA | I | 5036520 | -00 | INTEGRATED CIRCUIT DIGITAL TTL 7473 * FF J-K DUAL | | | I |
| 4 | 4 | EA | I | 3008194 | -00 | INTEGRATED CIRCUIT TTL 7474 * FF D DUAL | | | I |
| 6 | 1 | EA | I | 2899573 | -00 | INTEGRATED CIRCUIT DIGITAL TTLH 74H11 * GT AND 3IN | | | I |
| 8 | 2 | EA | I | 3007755 | -00 | INTEGRATED CIRCUIT TTLH 74H04 * GT HEX INVERT | | | I |
| 10 | 1 | EA | | W4900036 | -00 | INTEGRATED CIRCUIT, DIGITAL TTLH 74H73 FF DUAL JK | | | A |
| 12 | 4 | EA | I | 5036515 | -00 | INTEGRATED CIRCUIT TTLH 74H00 * GT NAND 2IN | | | I |
| 14 | 4 | EA | I | 3008183 | -00 | INTEGRATED CIRCUIT TTL 7404 * GT HEX INVERT | | | I |
| 16 | 6 | EA | I | 5036149 | -00 | INTEGRATED CIRCUIT DIGITAL DUAL 4-INPUT NAND GATE | | | I |
| 18 | 5 | EA | I | 5036157 | -00 | INTEGRATED CIRCUIT DIGITAL DUAL D TYPE EDGE TRIG. F=F | | | A |
| 20 | 1 | EA | | W4900093 | -01 | INTEGRATED CIRCUIT, DIGITAL TTLH 74H50 | | | A |
| 22 | 1 | EA | I | 3013355 | -00 | INTEGRATED CIRCUIT-IC192 TTLH 74H21 * GT AND 4IN | | | I |
| 24 | 3 | EA | I | 5036505 | -00 | INTEGRATED CIRCUIT TTLH 74H08 * GT AND 2IN | | | I |

SPERRY UNIVAC PARTS LIST

SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION

MFG CODE
J, W

ISSUE DATE

81/02/27

CONTROL

W 777

DOC NO.

PL

W4400683

C

1

SHEET

3

TITLE
PC ASSY - PRIORITY INTER DM398

PCC ADC PCD

COMM CODE

CA U/M ST TYPE

SIZE




CLASS

EA M M

D

A

| FIND NO. | QUANTITY REQUIRED | U/M | PCC | PART OR IDENT NO. | | EIR AND PART DESCRIPTION INFORMATION | | | | ECC | ST | CHG |
|----------|-------------------|-----|-----|-------------------|------|--------------------------------------|------|-------|----------------------------|-----|----|-----|
| | | | | DOCUMENT NO. | DASH | | | | | | | |
| 26 | 2 | EA | | W4900128 | -01 | INTEGRATED CIRCUIT, DIGITAL | TTL | 7438 | QUAD 2IN NAND | | | I |
| 28 | 1 | EA | I | 5036152 | -00 | INTEGRATED CIRCUIT | TTL | 7437 | * GT NAND BUFF | | | I |
| 30 | 1 | EA | | W4900554 | -01 | INTEGRATED CIRCUIT, DIGITAL | TTLH | 74H10 | GT NAND 3IN | | | A |
| 38 | AR | OZ | | W9000011 | -00 | COATING CMPD, CORR INHIBITOR | | | COATING | | | A |
| ***** | ***** | *** | * | ***** | **** | HUMISEAL WITH CERAMIC IC'S | | | VAR DATA PART - 02 ***** | | | A |
| 3 | 4 | EA | | W4900502 | -00 | INTEGRATED CIRCUIT, DIGITAL | TTL | 7473 | FF JK DUAL | | | A |
| 5 | 4 | EA | | W4900512 | -00 | INTEGRATED CIRCUIT, DIGITAL | TTL | 7474J | FF D-TYPE | | | A |
| 7 | 1 | EA | | W4900522 | -00 | INTEGRATED CIRCUIT, DIGITAL | TTLH | 74H11 | GT 3IN AND | | | A |
| 9 | 2 | EA | I | 3007755 | -00 | INTEGRATED CIRCUIT | TTLH | 74H04 | * GT HEX INVERT | | | I |
| 11 | 1 | EA | | W4900536 | -00 | INTEGRATED CIRCUIT, DIGITAL | TTLH | 74H73 | FF JK DUAL CL | | | A |
| 13 | 4 | EA | | W4900539 | -00 | INTEGRATED CIRCUIT, DIGITAL | TTLH | 74H00 | GT 2IN NAND | | | A |
| 15 | 4 | EA | I | 3008183 | -00 | INTEGRATED CIRCUIT | TTL | 7404 | * GT HEX INVERT | | | I |
| 17 | 6 | EA | | W4900556 | -00 | INTEGRATED CIRCUIT, DIGITAL | TTLH | 74H20 | GT NAND 4IN | | | A |
| 19 | 5 | EA | I | 5036157 | -00 | INTEGRATED CIRCUIT DIGITAL | | | DUAL D TYPE EDGE TRIG, F-F | | | A |
| 21 | 1 | EA | | W4900093 | -01 | INTEGRATED CIRCUIT, DIGITAL | TTLH | 74H50 | | | | A * |
| 23 | 1 | EA | I | 3013355 | -00 | INTEGRATED CIRCUIT-IC192 | TTLH | 74H21 | * GT AND 4IN | | | I |
| 25 | 3 | EA | I | 5036505 | -00 | INTEGRATED CIRCUIT | TTLH | 74H08 | * GT AND 2IN | | | I |
| 27 | 2 | EA | | W4900128 | -03 | INTEGRATED CIRCUIT, DIGITAL | TTL | 7438 | QUAD 2IN NAND | | | I |
| 29 | 1 | EA | I | 5036152 | -00 | INTEGRATED CIRCUIT | TTL | 7437 | * GT NAND BUFF | | | I |
| 31 | 1 | EA | | W4900544 | -00 | INTEGRATED CIRCUIT, DIGITAL | TTL | 7442 | DCDR BCD=DEC | | | A |
| 38 | AR | OZ | | W9000011 | -00 | COATING CMPD, CORR INHIBITOR | | | COATING | | | A |



DECOUPLING & CONNECTOR FUNCTIONS

| | | | |
|----------------|------|-------------------|-----|
| CODE IDENT NO. | SIZE | DWG NO | REV |
| 21101 | C | 6600194 | |
| SCALE | | SHEET 3.0 OF 10.0 | |

4

3

2




1

D

C


B

A



CONNECT FUNCTIONS

| | | | |
|----------------|------|---------|-------------------|
| CODE IDENT NO. | SIZE | DWG NO | REV |
| 21101 | C | 6600194 | A |
| SCALE | | | SHEET 4.0 OF 10.0 |



DEVICE ADDRESS SELECTION

| DA | S4 | S3 | S2 | S1 |
|----|----|----|----|----|
| X0 | | A | A | A |
| X1 | | A | A | B |
| X2 | | A | B | A |
| X3 | | A | B | B |
| X4 | | B | A | A |
| X5 | | B | A | B |
| X6 | | B | B | A |
| X7 | | B | B | B |
| 4X | A | | | |
| 6X | B | | | |

E-BUS RECEIVERS & DEVICE ADDRESS DECODE

| | | | |
|----------------|----------|---------|-------------------|
| CODE IDENT NO. | SIZE | DWG NO | REV |
| 21101 | C | 6600194 | A |
| SCALE | | | SHEET 5.0 OF 10.0 |

4

3

2


1

D

C


B

A



E-BUS RECEIVERS & CONTROL LOGIC

| | | | |
|----------------|------|---------|-------------------|
| CODE IDENT NO. | SIZE | DWG NO | REV |
| 21101 | C | 6600194 | |
| SCALE | | | SHEET 6.0 OF 10.0 |



INTERRUPT MASK REGISTER


| CODE IDENT NO. | SIZE | DWG NO | REV |
|----------------|------|---------|-------------------|
| 21101 | C | 6600194 | - |
| SCALE | | | SHEET 7.0 OF 10.0 |

D

C

B

A




INTERRUPT LINE REGISTER &
INTERRUPT REGISTER

| CODE IDENT NO. | SIZE | DWG NO | REV |
|----------------|-------------------|---------|-----|
| 21101 | C | 6600194 | - |
| SCALE | SHEET 8.0 OF 10.0 | | |

C

B


A




INTERRUPT PRIORITY LOGIC

| | | | |
|----------------|------|---------|-------------------|
| CODE IDENT NO. | SIZE | DWG NO | REV |
| 21101 | C | 6600194 | + |
| SCALE | | | SHEET 9.0 OF 10.0 |


D




C



B



A



| IA | S3 | S2 | S1 |
|-----|----|----|----|
| X00 | B | B | |
| X20 | B | A | |
| X40 | A | B | |
| X60 | A | A | |
| 1XX | A | | |
| 2XX | B | | |

INTERRUPT ADDRESS SELECTION

INTERRUPT REQUEST LOGIC

| | | | |
|----------------|--------------------|---------|-----|
| CODE IDENT NO. | SIZE | DWG NO | REV |
| 21101 | C | 6600194 | A |
| SCALE | SHEET 10.0 OF 10.0 | | |

NOTES (UNLESS OTHERWISE SPECIFIED)

1. ALL RESISTORS ARE 1/4 W, 5%

| REVISIONS | | | | | |
|-----------|-----|-----------------------------------|-----|---------|----------|
| ZONE | LTR | DESCRIPTION - FOR DETAILS SEE | CHK | DATE | APPROVED |
| A2 | | REDRAWN SHT. 1 & 3, DELETED SHT 2 | | 2/24/73 | WHIT |

TABLE OF CONTENTS

| DESCRIPTION | SHEET |
|--|---------|
| COVER, TABLE OF CONTENTS | 1.0 |
| DECOUPLING, CONNECTOR FUNCTION | 3.0 & 4 |
| E-BUS RECEIVERS & DEVICE ADDRESS DECODE | 5.0 |
| E-BUS RECEIVERS & CONTROL LOGIC | 6.0 |
| INTERRUPT MASK REGISTER | 7.0 |
| INTERRUPT LINE REGISTER & INTERRUPT REGISTER | 8.0 |
| INTERRUPT PRIORITY LOGIC | 9.0 |
| INTERRUPT REQUEST LOGIC | 10.0 |

| REFERENCE DRAWINGS | |
|--------------------|--------------|
| 40D0617 | BOARD DETAIL |
| 44D0683 | ASSEMBLY |
| 44P0683 | PARTS LIST |
| 97E0863 | ARTWORK |
| 97E0864 | SILKSCREEN |
| 97E0865 | SOLDER MASK |

| | |
|------------------------|----------|
| | |
| | |
| C23 | |
| R15 | |
| P2 | |
| J2 | |
| HIGHEST | NOT USED |
| REFERENCE DESIGNATIONS | |

COMPANY CONFIDENTIAL INFORMATION

THIS DOCUMENT CONTAINS CONFIDENTIAL INFORMATION OF THE SPERRY RAND CORPORATION. IN CONSIDERATION OF THE RECEIPT OF THIS DOCUMENT, THE RECIPIENT AGREES NOT TO REPRODUCE, COPY, USE OR TRANSMIT THIS DOCUMENT AND/OR THE INFORMATION THEREIN CONTAINED IN WHOLE OR IN PART, OR TO SUFFER SUCH ACTION BY OTHERS, FOR ANY PURPOSE, EXCEPT WITH THE WRITTEN PERMISSION, FIRST OBTAINED, OF SPERRY RAND CORPORATION, AND FURTHER AGREES TO SURRENDER SAME TO SPERRY RAND CORPORATION WHEN THE REASON FOR ITS RECEIPT HAS TERMINATED.

SPERRY UNIVAC IS A DIVISION OF SPERRY RAND CORPORATION

| | | | |
|--------------------------|----------------|---|-----|
| ASSEMBLY NO. | | IDENT NO. 91C0454 | |
| LAYOUT | DATE | CLASS | |
| DRAFTSMAN C. WARNER | 5/17/73 |  | |
| CHECKER W. BROWN | 5/29/73 | | |
| ENGINEER T. E. HANSON | 6/19/73 | TITLE | |
| APPROVAL WHITCOMB | 6/15/73 | LOGIC DIAGRAM - PRIORITY INTERRUPT MODULE, DM 398 | |
| SIZE | CODE IDENT NO. | DWG NO. | REV |
| C | 21101 | 91C0454 | A |

91C0454


| SHEET | REV | 1.0 | 3.0 | 4.0 | 5.0 | 6.0 | 7.0 | 8.0 | 9.0 | 10.0 |
|-------|-----|-----|-----|-----|-----|-----|-----|-----|-----|------|
| | | | | | | | | | | |

SHEET INDEX

REVISION LTR. ON FIRST SHEET WILL APPLY TO ALL SHEETS

| J1 | Signal | Value |
|----|--------|-------|
| 1 | ILOG - | 8.0 |
| 2 | GRD | |
| 3 | ILOO - | 8.0 |
| 4 | GRD | |
| 5 | ILOS - | 8.0 |
| 6 | GRD | |
| 7 | ILO7 - | 8.0 |
| 8 | GRD | |
| 9 | ILO2 - | 8.0 |
| 10 | GRD | |
| 11 | ILO4 - | 8.0 |
| 12 | GRD | |
| 13 | ILO1 - | 8.0 |
| 14 | GRD | |
| 15 | ILO3 - | 8.0 |
| 16 | GRD | |
| 17 | | |
| 18 | | |
| 19 | | |
| 20 | | |
| 21 | | |
| 22 | | |
| 23 | | |
| 24 | | |
| 25 | | |
| 26 | | |
| 27 | | |
| 28 | | |
| 29 | | |
| 30 | | |
| 31 | | |
| 32 | | |
| 33 | | |
| 34 | | |
| 35 | | |
| 36 | | |
| 37 | | |
| 38 | | |
| 39 | | |
| 40 | | |
| 41 | | |
| 42 | | |
| 43 | | |
| 44 | | |

| J2 | Signal | Value |
|----|--------|-------|
| 1 | ILOG - | 8.0 |
| 2 | GR2 | |
| 3 | ILOO - | 8.0 |
| 4 | GRD | |
| 5 | ILOS - | 8.0 |
| 6 | GRD | |
| 7 | ILO7 - | 8.0 |
| 8 | GRD | |
| 9 | ILO2 - | 8.0 |
| 10 | GRD | |
| 11 | ILO4 - | 8.0 |
| 12 | GRD | |
| 13 | ILO1 - | 8.0 |
| 14 | GRD | |
| 15 | ILO3 - | 8.0 |
| 16 | GRD | |
| 17 | | |
| 18 | | |
| 19 | | |
| 20 | | |
| 21 | | |
| 22 | | |
| 23 | | |
| 24 | | |
| 25 | | |
| 26 | | |
| 27 | | |
| 28 | | |
| 29 | | |
| 30 | | |
| 31 | | |
| 32 | | |
| 33 | | |
| 34 | | |
| 35 | | |
| 36 | | |
| 37 | | |
| 38 | | |
| 39 | | |
| 40 | | |
| 41 | | |
| 42 | | |
| 43 | | |
| 44 | | |



DECOUPLING & CONNECTOR FUNCTIONS

| CODE IDENT NO. | SIZE | DRWG NO. | REV. |
|----------------|------|-------------|------|
| 21101 | C | 91C0454 | A |
| SCALE | | SHEET 3.00F | |


| | | |
|----|--------|----------|
| 1 | GRD | |
| 2 | EBOO-I | 5.0 |
| 3 | GRD | |
| 4 | EBOI-I | 5.0,10.0 |
| 5 | GRD | |
| 6 | EBO2-I | 5.0,10.0 |
| 7 | GRD | |
| 8 | EBO3-I | 5.0,10.0 |
| 9 | GRD | |
| 10 | EBO4-I | 5.0,10.0 |
| 11 | EBO5-I | 5.0,10.0 |
| 12 | EBO6-I | 6.0,10.0 |
| 13 | EBO7-I | 6.0,10.0 |
| 14 | EBO8-I | 6.0,10.0 |
| 15 | | |
| 16 | | |
| 17 | EB11-I | 6.0 |
| 18 | | |
| 19 | | |
| 20 | EB14-I | 6.0 |
| 21 | | |
| 22 | GRD | |
| 23 | | |
| 24 | | |
| 25 | | |
| 26 | GRD | |
| 27 | FRYX-I | 10.0 |
| 28 | | |
| 29 | DRYX-I | 6.0 |
| 30 | GRD | |
| 31 | | |
| 32 | | |
| 33 | | |
| 34 | GRD | |
| 35 | | |
| 36 | | |
| 37 | PRMX-I | 10.0 |
| 38 | GRD | |
| 39 | | |
| 40 | GRD | |
| 41 | | |

| | | |
|----|--------|---------|
| 42 | PRNX-I | 10.0 |
| 43 | SVRT-I | 6.0 |
| 44 | IUAX-I | 6.0 |
| 45 | IUCX-I | 10.0 |
| 46 | IURX-I | 10.0 |
| 47 | IUJX-I | 6.0 |
| 48 | | |
| 49 | | |
| 50 | | |
| 51 | GRD | |
| 52 | | |
| 53 | GRD | |
| 54 | | |
| 55 | | |
| 56 | | |
| 57 | | |
| 58 | | |
| 59 | | |
| 60 | | |
| 61 | | |
| 62 | | |
| 63 | GRD | |
| 64 | EBOOX | 5.0 |
| 65 | EBOO+ | 5.0,7.0 |
| 66 | EBOO- | 5.0 |
| 67 | EBOIX | 5.0 |
| 68 | EBOI+ | 5.0,7.0 |
| 69 | -EBOI- | 5.0 |
| 70 | EBO2X | 5.0 |
| 71 | EBO2+ | 5.0,7.0 |
| 72 | EBO2- | 5.0 |
| 73 | PRMY-I | 10.0 |
| 74 | EIO4- | 10.0 |
| 75 | | |
| 76 | SMRI- | 6.0,7.0 |
| 77 | | |
| 78 | KPRME+ | 6.0 |
| 79 | | |
| 80 | EIO6- | 10.0 |
| 81 | | |
| 82 | | |
| 83 | | |

| | | |
|-----|-------|----------|
| 84 | GRD | |
| 85 | GRD | |
| 86 | ILO7- | 8.0 |
| 87 | GRD | |
| 88 | ILOS- | 8.0 |
| 89 | GRD | |
| 90 | IUCP+ | 10.0 |
| 91 | GRD | |
| 92 | CILR+ | 6.0 |
| 93 | GRD | |
| 94 | INR2- | 9.0 |
| 95 | GRD | |
| 96 | PRME+ | 6.0,10.0 |
| 97 | GRD | |
| 98 | IUDX- | 10.0 |
| 99 | GRD | |
| 100 | | |
| 101 | GRD | |
| 102 | ILO4- | 8.0 |
| 103 | GRD | |
| 104 | ILO2- | 8.0 |
| 105 | GRD | |
| 106 | EIO5+ | 10.0 |
| 107 | GRD | |
| 108 | ILOO- | 8.0 |
| 109 | GRD | |
| 110 | ILOS- | 8.0 |
| 111 | GRD | |
| 112 | ILO6- | 8.0 |
| 113 | | |
| 114 | ILOI- | 8.0 |
| 115 | | |
| 116 | | |
| 117 | | |
| 118 | +5V | |
| 119 | | |
| 120 | | |
| 121 | | |
| 122 | GRD | |


| | | | |
|----------------|--------------|---------|-----|
| CODE IDENT NO. | SIZE | DWG NO. | REV |
| 21101 | C | 91C0454 | A |
| SCALE | SHEET 4.0 OF | | |

CONNECTOR FUNCTIONS




E-BUS RECEIVERS & CONTROL LOGIC

| CODE IDENT NO. | SIZE | DWG NO. | REV |
|----------------|------|---------|--------------|
| 21101 | C | 91C0454 | A |
| SCALE | | | SHEET 6.0 OF |




INTERRUPT MASK REGISTER

| CODE IDENT NO. | SIZE | DWG NO | REV |
|----------------|------|--------------|-----|
| 21101 | C | 91C0454 | A |
| SCALE | | SHEET 7.0 OF | |




INTERRUPT LINE REGISTER &
INTERRUPT REGISTER

| | | | |
|----------------|--------------|---------|-----|
| CODE IDENT NO. | SIZE | DRWG NO | REV |
| 21101 | C | 91C0454 | A |
| SCALE | SHEET 8 OF 9 | | |



INTERRUPT PRIORITY LOGIC


| | | | |
|----------------|------|---------|--------------|
| CODE IDENT NO. | SIZE | DWG NO | |
| 21101 | C | 91C0454 | |
| SCALE | | | SHEET 9.0 OF |



INTERRUPT REQUEST LOGIC

| | | | |
|-----------|--------------|----------|-----|
| ORDER NO. | SIZE | DATE | REV |
| 21101 | C | 9/10/45A | A |
| SCALE | SHEET NO. OF | | |

| REVISION | | | |
|----------|-----------|---|----------|
| ZONE/LTR | EIR | DESCRIPTION - FOR DR. SEE EIR | DATE |
| - | W57434-03 | RELEASE PART -00 | 10/11/79 |
| A | W55023-01 | SUPERSEDED PT-00 BY PT-01 REVISED PER EIR RELEASED PART -01 | 10/15/81 |




MULTISTATUS DWG

SEE PL FOR PART NUMBER STATUS

PART NO. 6600192-Q1 FOR MATL REQUIREMENTS SEE PL
IDENT NO. PL REV LETTER CONTROLS DOCUMENT.

| | | | | | |
|--|-------------------------------|----------------|-----------------|---------|---|
| COMPANY CONFIDENTIAL INFORMATION THIS DOCUMENT CONTAINS CONFIDENTIAL INFORMATION OF THE SPERRY RAND CORPORATION. IN CONSIDERATION OF THE RECEIPT OF THIS DOCUMENT, THE RECIPIENT AGREES NOT TO REPRODUCE, COPY, USE OR TRANSMIT THIS DOCUMENT AND/OR THE INFORMATION THEREIN CONTAINED IN WHOLE OR IN PART, OR TO SUFFER SUCH ACTION BY OTHERS, FOR ANY PURPOSE, EXCEPT WITH THE WRITTEN PERMISSION, FIRST OBTAINED, OF SPERRY RAND CORPORATION, AND FURTHER AGREES TO SURRENDER SAME TO SPERRY RAND CORPORATION WHEN THE REASON FOR ITS RECEIPT HAS TERMINATED. <small>SPERRY RAND IS A DIVISION OF SPERRY RAND CORPORATION</small> | UNLESS OTHERWISE SPECIFIED | LAYOUT | DATE | CLASS | SPERRY-RAND PC ASSEMBLY - PIM SIZE: D CODE IDENT NO. 21101 DWG NO. 6600192 SCALE 2/1 WEIGHT SHEET 1 OF 1 |
| | DIMENSIONS IN INCHES TOX ON | DRAFTSMAN | 2/5/79 | A | |
| | 2 PLACE DECIMALS | R. BESSQUIST | CHECKER | 9/11/79 | |
| | 3 PLACE DECIMALS | M.C. PHILLIPS | ENGINEER | 9-7-79 | |
| ANGLES | APPROVAL | | | | |
| | HOLE DIA TOL | | | | |
| | 0 THRU .250 | .251 THRU .500 | .501 AND LARGER | | |
| | + .003 | + .005 | + .010 | | |
| | - .002 | - .003 | - .006 | | |
| | THREADS: EXT CL 2A, INT CL 2B | | | | |
| | COMMODITY CODE | | | | |

3. "FIND" NUMBERS FOR PARTS, IDENTIFIED BY REFERENCE DESIGNATIONS APPEAR IN PARTS LIST.
 2. NUMBERS BETWEEN DASHES ARE FIND NUMBERS
- △ IDENTIFY PER SPECIFICATION (SOP)
NOTE: UNLESS OTHERWISE SPECIFIED



| REVISIONS | | | | | |
|-----------|-----|------|-----------------------------------|----------|---------|
| CODE | SYM | ZONE | DESCRIPTION | APPROVED | DATE |
| X | | | PROTOTYPE RELEASE | | |
| A | | | PRODUCTION RELEASE ENR2099 | | 6/20/75 |
| 1 | B | SJ | ZONE D2 ADDED FIN 39 PER EN 83346 | | 5-11-75 |
| D | | | ADDED NOTE A RELEASE PER ENR 2099 | | 4-27-75 |

39 LOCATE APPROX. WHERE SHOWN

| DASH NUMBER CHART | |
|-------------------|-------------------------|
| PART NO. | TITLE |
| 44P0683-000 | BASIC |
| 44P0683-001 | HUMISEAL W/PLASTIC IC'S |
| 44P0683-002 | HUMISEAL W/CERAMIC IC'S |

PART NO. SEE TABULATION FOR MATL REQUIREMENTS SEE PL FOR REV LETTER CONTROLS DOCUMENT.

FOR PARTS LIST SEE 44P0683

- 3. NUMBERS IN PARENTHESIS () ARE FOR THE -000 ONLY. -000 & -001 VERSIONS SHOWN
 - 2 AFTER FINAL TEST AND PRIOR TO ACCEPTANCE TEST (-001, -002 ONLY) MASK OFF CONNECTOR CONTACT AREA ON BOTH SIDES OF F/N 1 AND TOTALLY COAT BOTH SIDES OF ASSEMBLY WITH FIN 38.
 - 1 MARK WITH APPROPRIATE DASH NO. AND THE REVISION LETTER OF THE PARTS LIST TO WHICH THE PART WAS MANUFACTURED AND THE SERIAL NO. APPROX WHERE SHOWN. IDENTIFICATION TO BE .12 HIGH CHARACTERS PERMANENT AND LEGIBLE.
- NOTE: UNLESS OTHERWISE SPECIFIED

44P0683-001 REPLACED BY 660092-1

| | |
|-----------|---------|
| MODEL NO. | 620.VT3 |
| NEXT ASSY | 01P0094 |
| MATERIAL | |
| FINISH | |

DIMENSIONS ARE IN INCHES AND AFTER FINISHING TOLERANCES (UNLESS OTHERWISE SPECIFIED)
 X ± .1
 XX ± .03
 XXX ± .010
 ANGLES = C.S.
 BREAK ALL SHARP EDGES DICE APPROX
 DO NOT SCALE DRAWING

DR *L. W. Lee* 5/21/75
 CHK *W. B. Blum* 4/27/75
 DSGN *L. W. Lee* 4/27/75
 ENGR *E. E. Hanson* 4/15/75
 APPD *L. W. Lee* 4/15/75
 APPD

SPERRY UNIVAC

TITLE
 PC ASSEMBLY-PRIORITY
 INTERRUPT DM.39E

| | | | |
|----------------|------|---------|-----|
| CODE IDENT NO. | SIZE | DWG NO | REV |
| 21101 | D | 44D0683 | D |

SCALE 2/11 SHEET 1 OF 1