# LARC Computing-Unit Instructions

REMINGTON RAND UNIVAC DIVISION OF SPERRY RAND CORP. PHILADELPHIA, PENNSYLVANIA

.

Publications Engineering Department

# Appendix B

# LARC COMPUTING-UNIT INSTRUCTIONS

<u>Section</u>		Page
B-1	INTRODUCTION	. 1
B-2	WORD FORMAT	. 1
	2.1 Instruction Words	. 2
	2.2 Operands	• 4
	2.2.1 Sign-Digit Specification	. 5
	2.2.2 Specification of Floating-Point Zero	. 12
B-3	CONVENTIONS	. 15
B-4	INSTRUCTION-EXECUTION TIME	. 18
B-5	COMPUTING-UNIT INSTRUCTIONS	. 19
	5.1 Arithmetic Instructions	. 19
	5.2 Data-Transfer Instructions	. 24
	5.3 Conditional-Transfer-of-Control Instructions	. 28
	5.4 Unconditional-Transfer-of-Control Instructions	• 30
	5.5 Shift Instructions	. 31
2	5.6 Extract Instructions	• 33
	5.7 Conversion Instructions	. 34
	5.8 Index-Register-Modification Instructions	. 37
	5.9 Visual-Display-Register Instructions	. 39
	5.10 Miscellaneous Instructions	. 40
	5.11 Numerical List of Instructions	•• 42
B6	ADDRESSABLE FLIP-FLOPS IN THE COMPUTING UNIT	. 45

## Appendix B

#### LARC COMPUTING-UNIT INSTRUCTIONS

#### B-1 INTRODUCTION

This appendix is designed to acquaint the programmer with the LARC computing-unit instruction repertoire. For the programmer's convenience, the instructions, as presented in section B-5, are classified according to function.

#### B-2 WORD FORMAT

Each computing-unit instruction word consists of 12 decimal digits; all these instructions are written in accordance with a standard format. Operands are written in a 12-digit format or a 24-digit format for single-precision or double-precision operations, respectively. The contents of an index register are written in a special format which is described in section 5.8.

In the following discussion, digit position references, by number, apply in ascending order, from right to left.

- 1 -

### B-2.1 Instruction Words

The standard format for a computing-unit instruction word is as follows:



The tenth through twelfth digit positions contain the instruction-designator digits (TII). The 1-digits specify the number of any legitimate computing-unit instruction. The T-digit contains one of the tracing-mode selectors (1, 2, ... 9) or, when an instruction is not to be traced, a period (.). An ignore sign (N) may also be specified in the T-digit; this causes the computer to enter the indirect-addressing mode. Any other character in the T-digit of an instruction word causes a transfer of control to the error routine.

The A-digits of a computing-unit instruction word contain the address of a fast register which is used to store an operand and/or the computational result of the operation specified by the I-digits; in certain instructions, the A-digits are used to specify the number of a flip-flop. The B-digits also specify the address of a fast register; in this case, however, the contents of the specified

- 2 -

fast register are used to modify the M-digits of the current instruction before that instruction is executed.

The M-digits are used to specify any one of the following items:

- (1) The memory address of an operand. (In this case M may refer to a standard memory location or to a fast register; see the note at the end of this section.)
- (2) The memory address of the next instruction.
- (3) The number of digit positions a word is to be shifted. (This number is specified by the two least significant M-digits.)
- (4) The position of the decimal point in a conversion operation. (This is indicated by a scale factor in the two least-significant M-digits. The scale factor consists of a base-ten exponent expressed in excess-fifty notation.)
- NOTE: A computing unit may contain up to 99 fast registers (addresses Ol through 99) all of which may be addressed and used interchangeably as accumulator registers, as index registers, or in the same manner as standard memory locations (using M-addresses 99901 through 99999). Although there is no corresponding fast register, the address digits 00 may be used in

- 3 -

any of the digit positions specified, as follows:-

A = 90: May be used to supply an operand, consisting of a period and

eleven decimal zeros (.00 000 000 000), in instructions which do not store in A. (The significance of a period in the sign position of an operand is discussed in section 2.2.1.)

B = 00: Used when no modification of the M-digits is required.

M=99900: May be used to supply an operand consisting of a period and eleven

decimal zeros.

B-2.2 Operands

In single-precision, fixed-point operations, operands are written in this format:

# S,X X X X X X X X X X X X

where S = the sign digit, and X = a decimal digit. The computer assumes the decimal point ( $\wedge$ ) to be between the sign and the most significant decimal digit. In single-precision, floating-point notation, the two digit positions

immediately following the S-digit contain an excess-fifty, base-ten exponent.

Thus, the format is:

# SEEAXXXXXXXXXX

where S = the sign digit, E = an exponent digit, and X = a decimal digit. The decimal point occurs between the E and X digits, and the operand is normalized

(i.e., the most significant X-digit is not equal to zero).

The two-word format for double-precision, fixed-point operands allows for 22 decimal digits and an algebraic sign in the twelfth digit position of each word:

Here, the decimal point is assumed to be between the S-digit and the most significant X-digit of the left-hand word (i.e. most significant half). The S-digit should be the same in both words.

The double-precision, floating-point operand consists of 20 decimal digits, an algebraic sign, and an excess-50, base-ten exponent, which are arranged as follows in two 12-digit words:

In this notation, the decimal point occurs in the left-hand word between the E and X digits, and, as was the case in single-precision, floating-point notation, the operand is normalized. It is important to note that the sign is repeated in the twelfth digit of the right-hand word (as in double-precision, fixed-point notation), but the exponent is not repeated.

#### B-2.2.1 Sign-Digit Specification

Words written in alphanumeric code must contain a numeric character, 1 through 9, in the S-digit position. (In this case, the S-digit contains the first digit of a pair representing one of the alphanumeric characters.)

- 5 -

The character in the S-digit position of an algebraic number written in numeric code should be one of the following:

(1) A zero, indicating that the number is positive.

(2) A minus sign, indicating that the number is negative.

(3) A period.

In the sign position of an operand, a period has the general effect of causing an operation to be performed in an absolute sense. In floating point notation a period followed by all decimal zeros is used to indicate absolute zero (see section 2.2.2).

The computational effect of the character in the S-digit position (especially a period) varies according to the type of operation, as follows:

- (1) In all arithmetic operations and in negative data transfers, if there is any anomaly in the sign, which causes a transfer of control to the contingency routine, a zero is deposited in the sign of the result.
- (2) · Addition and Subtraction

(a) Fixed Point

(i) A non-numeric character, other than a minus sign or a period, in the S-digit of either operand causes an automatic transfer of control to the contingency routine.

- 6 -

- (ii) In double precision operations a numeric character, other than zero, in the S-digit of either operand causes an automatic transfer of control to the contingency routine [see (2) (d)].
- (iii)In single precision operations a numeric character, other than zero, in the S-digit of one operand (either but not both) appears unchanged in the result. Numerics other than zero in the S-digits of both operands cause an automatic transfer of control to the contingency routine.
- (iv) A period in the S-digit of either operand causes arithmetic addition without complementing.
- (v) If a number with a period in the S-digit is added to or subtracted from another number, the result has the sign of the other number. If a number with a zero or a minus sign in the S-digit is subtracted from a number with a period in the S-digit the sign of the subtracted number is inverted in the result.
- (b) Floating Point (except  $|(M)| \oplus (A) \longrightarrow A$ )
  - (1) Any character other than a zero, a minus sign, or a period

in the S-digit of either operand causes an automatic transfer

of control to the contingency routine.

(ii) A period in the S-digit of either operand behaves as in fixed point operation [see (a) - (iv), (v)], with the added restriction that the exponent overflow and underflow contingency flipflops are inhibited.

(c) 
$$(M) \oplus (A) \longrightarrow A$$

- (i) The character in the S-digit of the "A"-operand behaves exactly as in other floating point operations - see (b).
- (ii) Any character is permissible in the S-digit of the M-operand.

This character behaves as a zero, in all respects.

- (d) Double Precision
  - (i) The S-digit in the most significant half only, of each operand, is examined and used in the computation. The character in the S-digit of the least significant half of each operand has no effect.
  - (ii) The characters in the S-digits of both halves of the result are identical.
- (3) <u>Multiplication and Division</u>
  - (a) Any character other than a zero, a minus sign or a period in the

- 8 -

S-digit of either operand causes an automatic transfer of control to the contingency routine.

- (b) A period in the S-digit of either operand causes a period to be deposited in the sign of the result.
- (c) Floating Point

If there is a period in the S-digit of either operand the exponent overflow and underflow contingency flip-flops are inhibited and the result exponent is replaced by 00.

- (d) Double Precision
  - (i) Division: see (2)(d)
  - (ii) Multiplication: the S-digit of the least significant half

only is examined.

(4) Shift

- (a) There is no restriction on the character in the S-digit.
- (b) In all shift operations, except left circular shift, the character in the S-digit is neither shifted nor changed.
- (c) In a left-circular shift the S-digit is shifted but not changed.

## (5) <u>Conversion</u>

- (a) There is no restriction on the character in the S-digit.
- (b) The character in the S-digit is carried forward unaltered.

- 9 -

# (6) Fetch and Store

- (a) Except in a negative store, there is no restriction on the character in the S-digit.
- (b) Negative Store
  - (i) Any character other than a zero, a minus sign or a period, in the S-digit, causes an automatic transfer of control to the contingency routine.

(ii) A period in the S-digit is transferred unaltered.

(c) Store Absolute Value

The character in the S-digit is always replaced by a zero.

(d) Double Precision

The S-digits of both words are handled independently.

# (7) <u>Comparisons</u>

- (a) All Comparisons
  - (i) A non-numeric, other than a minus sign or a period, in the Sdigit blocks any transfer of control due to the comparison and causes an automatic transfer of control to the contingency routine. (In double precision operation all S-digits are examined independently)

- 10 -

(ii) A period in the S-digit behaves as a zero.

- (b) (A) = (A+1)? : (A)>(A+1)?
  - (i) A numeric character, other than zero, in the S-digit of one operand causes that operand to be the greater.
  - (ii) A numeric character in the S-digit of each operard causes a twelve decimal digit comparison.

0

(c) (A) > 0?

A numeric character other than zero in the S-digit causes the number to be greater than zero.

(d) (A) negative?

The S-digit only is examined.

(e) (A)=0?

(i) Compares eleven decimal digits, disregarding the sign.

(ii) Any character other than a zero, a period or a minus sign in

the S-digit blocks any transfer of control due to the comparison

and causes an automatic transfer of control to the contingency

routine.

(f) (A') = ([A+2]')?

A digit by digit comparison is made, for all twenty-four digit positions.

- 11 -

# (g) (A') > ([A+2]')?

- (i) The most significant halves of both operands are compared following the same rules as for a single precision comparison [see (b)]
- (ii) The least significant halves of both operands are compared only if the most significant halves are equal
  (in sign and magnitude). In this case the result of the comparison is based solely on the relative values of the least significant halves, following the same rules as in a single precision comparison [see (b)]

# B-2.2.2 Specification of Floating Point Zero

In floating point notation, an absolute zero is represented by a period in the S-digit followed by eleven decimal zeros.

A floating point relative zero should not normally be represented by an exponent and all decimal zeros, since this can cause various anomalies in floating point arithmetic operations. The relative zero may be represented by an absolute zero or by an assumed very small non-zero, in the form, SEE 500 000 000, depending on how the number is to be used.

A floating point zero, consisting of an exponent and all decimal zeros may be obtained either as the result of an algebraic add or subtract operation, or by converting a fixed point zero to floating point form.

In either case this result is detected automatically, in the execution of the instruction, and sets contingency flip-flop 40 ("zero floating point adder result"). NOTE: In single precision addition and subtraction a zero result sets the contingency flip-flop, only if the exponents are equal, i.e. it is assumed

that both operands are normalized.

The appropriate representation of floating point zero can be determined in the contingency routine.

For a fixed to floating point conversion it might be assumed that the unknown part of the fixed point number can be represented by a five in the twelfth significant digit. In the corresponding floating point representation this number is normalized and given an exponent equal to the scale factor minus eleven.

It may be noted that the conversion instruction, which is completed before entering the contingency routine, shifts out eleven zeros trying to normalize and subtracts this number from the scale factor to give the correct exponent. If the scale factor is less than eleven, the exponent underflow contingency (flip-flop 43) also occurs.

e.g. the fixed decimal number 000 000 000 000, with a scale factor of 50 would be

- 13 -

converted to the floating point zero, 039 000 000 000. The required representation is 039 500 000 000.

A floating point zero, resulting from an algebraic addition or subtraction may be similarly represented:

In a floating point arithmetic subtraction, if the result contains significant zeros, the number is automatically normalized and the exponent adjusted accordingly. In the case of a zero result the operation will shift out nine zeros trying to normalize, and subtract nine from the exponent.

For use in further float'ng point computation, this result may be represented by assuming that the tenth significant digit, before normalizing, contains a five. In the instruction  $-(M)\oplus(A) \rightarrow A$ , where (M)=(A)=050 123 456 789

The initial result = 050 000 000 000

e.g.

The final result = 041 000 000 000

The assumed value of the initial result = 050 000 000 000 5

The required representation = 041 500 000 000

A floating point absolute zero, represented by .00 000 000 000, is not changed by a floating-to-fixed-point conversion. This number may be used in fixed-point arithmetic and will behave as a normal fixed point zero, 000 000 000 (see section B-2.2.1).

- 14 -

#### B-3 CONVENTIONS

Μ

The following conventions are used in the description of the computing unitinstructions, in section B-5.

> instructions (section B-5.5) and Conversion instructions (B-7.7), M is a storage address: M may refer either to a core-storage memory location or to a fast register; the possible memory addresses range from 00000 through 97499, and the fast-register addresses range from 99901 through 99999.

The M-digits of the instruction being described. Except in shift

In the description of Shift and Conversion instructions, M signifies the two least significant M-digits, used to specify either the number of places a word is to be shifted, or the scale factor.

A , B Address of a fast register (Ol through 99): A denotes a fast register that is used as an accumulator register, (the next succeeding fast register is denoted by A+1, and the preceding fast register is denoted by A-1).
In certain instructions, A is the number of a flip-flop (the address-able flip-flops are described in section B-6). B denotes a fast register used as an index register.

- 15 -

accordance with the instruction-word format:

A denotes the A-register-address digits of the word in fast register A

denotes the B-register-address digits of the word in fast register A

A denotes the tracing-mode selector and instruction-designator digits (TII) of the word in fast register A

<sup>A</sup><sub>M</sub> denotes the memory-address digits of the word in fast register A
<sup>A</sup><sub>A,B</sub> denotes both the A-register-address and B-register-address digits
of the word in fast register A. (more than one part of a word
may be designated by means of successive capital-letter subscripts.)

 $\stackrel{M}{A}$  etc. the same notation is used to denote a portion of a word in memory location M

A control counter which can be assumed to contain the storage address of the instruction currently being executed Two consecutive storage locations: A' denotes the two fast registers A and A+1. Normally, the location of a double-precision word The contents of (a fast register, memory location, or control counter)

- 16 -

AA

C

()

A<sub>B</sub>

The absolute value of (whatever is represented by the symbol

between the vertical lines)

 $\bigcirc$  A circled arithmetic symbol denotes a floating-point operation: (M)  $\bigoplus$  (A) denotes floating-point addition of (M) and (A).

Rdd Rounded result (All other results are unrounded.)

M ---> C Control is transferred to a new sequence of instructions starting with the instruction whose storage address is specified in the M-digits of the instruction being described.

 $\cdot$  (C)+1 ---> C The present sequence of executing instructions is continued.

(That is, the control counter is stepped by 1 to give the address of the next instruction in sequence.)

#### B-4 INSTRUCTION-EXECUTION TIME

The execution time in microseconds is specified for each instruction in section B-5. The times given are all-inclusive; that is, they include the time required for obtaining operands and instructions from storage, the time required for modifying operand addresses, the time required for calculating floating-point exponents, the time required for error, contingency, and tracing-mode checking, etc. All inputoutput operations may be assumed to be performed in parallel with the instructions. NOTE: The four items in the heading of each instruction are (from left to right) the numeric code, the mnemonic code, the symbolic notation, and the execution time in microseconds.

### B-5.1 Arithmetic Instructions

The following descriptions of the arithmetic instructions have an algebraic connotation. In all cases the contents of M remain unchanged.

(M) + (A) ---> A01 AX 4 µ secs. Add the contents of memory location M (addend) to the contents of fast register A (augend). Store the sum, with the correct sign, in fast register A. This is a fixed-point, single-precision operation.  $(M) \oplus (A) \longrightarrow A$ 02 A 4 µ secs. This instruction is the same as instruction Ol except that it performs a floatingpoint operation.  $|(M)| \oplus (A) ---> A$ 03 AM 4 μsecs. Add the absolute value of the contents of memory location M to the contents of fast register A.

Store the sum, with the correct sign, in fast register A.

This is a floating-point, single-precision operation.

			4	
	04	AU	(M) (H) (A)> A+1	4 μsecs.
This	instruction	is the same as	instruction O2 except that the	sum is stored in
fast	register A+1	and the augend	is retained in fast register	Α.
	05	AAX	(M') + (A')> A'	12 µsecs.
Add ·	the contents	of memory locat	ions M and M+1 (addend) to the	contents of fast
regi	sters A and A	+l (augend).		
Stor	e the sum, wi	th the correct	sign, in fast registers A and	A+1.
This	is a fixed-p	oint, double-pr	ecision operation.	
	06	AA	(M')	l6 μsecs.
This	instruction	is the same as '	instruction 05 except that it	performs a floating-
poin	t operation.			
	11	NX	-(M) + (A)> A	4 µsecs.
Chan	ge the sign o	f the contents	of memory location M and add t	to the contents of fast
regi	ster A.			
Stor	e the sum, wi	th the correct	sign, in fast register A.	
This	is a fixed-p	oint, single-pr	ecision operation.	
	12	N	-(M) (A)> A	4 µsecs.
This	instruction	is the same as	instruction ll except that it	performs a floating-
poin	t operation.	:		
			- 20 -	

14	NU	-(M) (A)> A+1	4 µsecs.
This instruct	ion is the sam	e as instruction 12 except the	t the sum is stored in
fast register	• A+1 and the c	ontents of A remain unchanged.	
15	NNX	-(M') + (A')> A'	12 µsecs.
Change the si	.gn of the cont	ents of memory locations M and	A M+1 and add to the con-
tents of fast	; registers A a	nd A+1.	• * * * *
Store the sum	, with the cor	rect sign, in fast registers A	and A+1.
This is a fix	ced-point, doub	le-precision operation.	
16	NN	-(M') 🕀 (A')> A'	16 µsecs.
This instruct	ion is the sam	e as instruction 15 except the	at it performs a floating-
point operati	lon.		
20	MXR	[(M) x (A)] Rdd> A	8 µsecs.
Multiply the	contents of fa	st register A (multiplicand)	by the contents of memory
location M (r	nultiplier).		
Store the rou	unded product,	with the correct sign, in fast	t register A.
This is a fi	ced-point, sing	le-precision operation.	
21	MX E	(M) x (A) $> A'$	12 µsecs.
This instruct	·		·
	tion is the sam	e as instruction 20 except the	at a double-precision

22	MR	$[(M) \otimes (A)]$ Rdd> A	12 µsecs.
This instruction	on is the same a	s instruction 20 except that it per	forms a floating-
point operation	n.		·
23	M	(M) 🛞 (A)> A	8 µsecs.
This instruction	on is the same a	s instruction 22 except that the pr	oduct is not
rounded.			
24	MU	(M) 🐼 (A)> A+1	8 µsecs.
This instruction	on is the same a	s instruction 23 except that the pr	roduct is stored
in fast registe	er A+l and the m	multiplicand is retained in fast reg	gister A.
25	ME	(M) 🛞 (A)> A'	l2 µsecs.
This instruction	on is the same a	s instruction 21 except that it per	forms a floating-
point operation	1.		
26	MMX	(M') x (A')> A'	36 µsecs.
Multiply the co	ontents of fast	registers A and A+1 (multiplicand)	by the contents
of memory locat	ions M and M+1	(multiplier).	
Store the produ	act, with the co	rrect sign, in fast registers A and	A+1.
This is a fixed	l-point, double-	precision operation.	
27	MM	(M') (A')> A'	36 µsecs.
This instruction	on is the same a	s instruction 26 except that it per	forms a floating-
point operation	1.	C/	
		- 22 -	

30	DX	$(\Lambda) \leftarrow (M) \longrightarrow A$	32 µsecs.	
Divide the co	ontents of fas	t register A (dividend) by the	contents of memory	
location M (d	livisor).			
Store the quo	otient, with t	he correct sign, in fast regist	ter A; the remainder is	
not retained.	· •		. · · ·	
This is a fix	ced-point, sin	gle-precision operation.		
31	DXE	(A) + (M)> A'	36 µsecs.	· -
This instruct	tion is the sa	me as instruction 30 except the	at the remainder, which	
retains the s	sign of the di	vidend, is stored in fast regi:	ster A+1.	
32	DR	[(A) () (M)] Rdd> A	28 µsecs.	
This instruct	tion is the sa	me as instruction 30 except the	at it performs a floating-	
point operati	ion and produc	es a rounded quotient.		
34	DUR	[(A) (B) (M)] Rdd> A+3	28 µsecs.	
This instruct	ion is the sa	me as instruction 32 except the	at the rounded quotient is	
stored in fac	st register A+	l and the dividend is retained	in fast register A.	
35	DDX	(A') ÷ (M')> A'	184 µsecs.	-
Divide the co	ontents of fas	t registers A and A+1 by the co	ontents of memory locations	3
M and M+1.				
Store the quo	otient, with t	he correct sign, in fast regist	ters A and A+1; the remain-	-
der is not re	stained.			

. -

- 23 -

This is a fi	xed-point, doub	le-precision operation.	
36	DD	$(A') \oplus (M') \longrightarrow A'$	168 µsecs.
This instruc	tion is the sam	e as instruction 35 except t	hat it performs a floating-
point operat	ion.		
37	DSE	(A') (M)> A'	56 µsecs.
Divide the c	ontents of fast	registers A and A+1 by the	contents of memory location M.
Store the qu	otient, with th	e correct sign, in fast regi	sters A and A+l; the remain-
der is not r	etained.		τ.
This is a fl	oating-point op	eration. A double precision	dividend is divided by a
single preci	sion divisor gi	ving a double precision quot	ient.
B-5.2 Data-	Transfer Instru	actions	a de la factoria de la constante de la constant
40	S	(A)> M	4 µsecs.
Transfer the	contents of fa	st register A to memory loca	tion M.
The contents	of A remain un	changed.	
41	SN	-(A)> M	4 µsecs.
This instruc	tion is the sam	æ as instruction 40 except t	hat the negative value of
the quantity	in fast regist	er A is transferred.	
42	SM	(A) > M	4 µsecs
This instruc	tion is the sam	æ as instruction 40 except t	hat the absolute value of
the quantity	in fast regist	er A is transferred.	

- 24 -

43	F	(M)> A	4 µsecs.
Transfer the d	contents of memor	ry location M to fast re	gister A.
The contents of	of M remain uncha	anged.	
45	SS	(A')> M'	8 µsecs.
This instruct:	ion is the same a	as instruction 40 except	that it performs a double-
precision oper	ration. (That is	s, the contents of fast	registers A and A+1 are
transferred to	o memory location	ns M and M+1, respective	ly, and both A and A+1
remain unchan	ged.)		
46	SSN	-(A')> M'	8 µsecs.
This instruct	ion is the same a	as instruction 41 except	that it performs a double-
precision ope	ration.		
47	SSM	(A')> M'	8 µsecs.
This instruct	ion is the same a	as instruction 42 except	that it performs a double-
precision ope	ration.		
48	FF	(M')> A'	8 µsecs.
This instruct	ion is the same	as instruction 43 except	that it performs a double-
precisicn ope	ration.	·····	
	2000 - 100 -		

TTTAABE MMMMM Extr. op.  $(M)_{\tau} \longrightarrow A_{\tau}$ 60 EOP 4 μsecs. Transfer the tracing-mode selector digit and the instruction-designator digits of the word in memory location M to the corresponding digit positions of the word in fast register A; all other digit positions in A remain unchanged.  $(M)_{\Delta} \longrightarrow A_{\Delta}$ 61 EA 4 µsecs. This instruction is the same as instruction 60 except that the two A-digits are transferred.  $(M)_{R} \longrightarrow A_{R}$ 62 EΒ 4 µsecs. This instruction is the same as instruction 60 except that the two B-digits are transferred.  $(M)_{AB} \rightarrow A_{AB}$ 63 EAB 4 µsecs. This instruction is the same as instruction 60 except that both the A-digits and B-digits are transferred.  $(M)_{M} \rightarrow A_{M}$ 64 ΕM 4 µsecs. This instruction is the same as instruction 60 except that the five M-digits are transferred. [9T(C2)] ---> M 93 SLJ 4 µsecs. Transfer the contents of C2 (as the M-address digits of a 90 instruction) to memory location M.

In the notation, [9T(C2)]: 9 = the tracing-mode selector (no other digit may be

used in this particular case)

T = the 90 instruction

C2 = a five digit register containing the address of the

instruction which would have followed the last con-

ditional or unconditional transfer of control instruc-

tion if this had operated in the opposite sense.

Specifically: whenever an instruction which could cause a transfer of control is executed, the M-digits

of that instruction are stored in C2. If no transfer

of control occurs this address is retained in C2; if

a transfer of control does take place the contents of

C2 are replaced by (C)+1 (the address of the next the main following the bourfur ? instruction in sequence).

At the completion of this 93 instruction, M contains 990 00 00 mmmmm, where mmmmm = (C2). The 93 instruction may also be used to perform this transfer:

(C2)  $--> A_{M}$  4 usecs.

In this case, the M-digits of the 93 instruction contain an A-register

address which is specified by 999AA.

93 (C2) ---> 
$$\Lambda_{M}$$
 (cont'd.)

At the completion of this transfer, fast register A contains 000 00 00 mmmmmm, where mmmmm =  $(C_2)$ .

NOTE: A 93 instruction may be employed most usefully at the beginning of a sub-routine which is entered via a test instruction. The 93 instruction ensures that the point of origin, several of which may be scattered throughout the program, is available for use as a return point or for selecting some branch in the subroutine.

B-5.3 Conditional-Transfer-of-Control Instructions

71

70 TE (A) = (A+1)?

Test to see if the contents of fast register A are equal to the contents of fast register A+1.

If (A) = (A+1), M ---> C. 12  $\mu$ secs. If (A)  $\neq$  (A+1), (C)+1 ---> C. 4  $\mu$ secs. TG (A) = (A+1) ?

Test to see if the contents of fast register A are greater than the contents of fast register A+1.

If (A) > (A+1), M ---> C. 12 
$$\mu$$
secs.  
If (A)  $\leq$  (A+1), (C)+1 ---> C. 4  $\mu$ secs.

- 28 -

Test to see i	f the contents of	fast register A are numer	ically equal to zero.
	(A) = 0,	M> C.	12 µsecs.
	If (A) $\neq$ 0,	(C)+1> C.	4 μsecs.
73	TGZ	(A) > 0 ?	
Test to see i	f the contents of	fast register A are great	er than zero.
	If $(A) > 0$ ,	M> C.	12 µsecs.
	If (A) $\leq 0$ ,	(C)+1> C.	4 µsecs.
74	TLZ	(A) negative ?	301, -0 3
Test to see 1	f the contents of	fast register A are negat	ive.
	If (A) negat	cive, M> C.	12 µsecs.
	If (A) not r	negative, (C)+1> C.	4 µsecs.
75	TTE	(A') = ([A+2]') ?	
Test to see i	f the contents of	fast registers A and A+1	are equal to the contents
of fast regis	sters A+2 and A+3.	•	
	If (A') = ([	[A+2]'), M> C.	16 µsecs
	]) ≠ (\A') ≠ (	[A+2]'), (C)+1> C.	8μsecs.
76	TTG	(A') > ([A+2]') ?	

(A) = 0 ?

72

ΤZ

Test to see if the contents of fast registers A and A+1 are greater than the contents of fast registers A+2 and A+3.

- 29 -

	If (A')	> ([A+2]'), M> C.	16 µsecs.	
• *	. If (A')	≤ ([A+2]'), (C)+1> C.	8 µsecs.	
95	TF	Tost FFA		
Test to see	if flip-flop	A is set.		. •
	If FFA	is set, M> C.	12 μsecs.	
	If FFA	is reset, (C)+1> C.	4 µsecs.	
NOTE: The number of word.	umber of the Refer to se	flip-flop is specified in the ction B-6 for a description of	A-digits of the instru	flops.
B-5.4 Uncond	<u>litional-Tran</u>	sfer-of-Control Instructions		
90	T	M> C	8 µsecs.	
Transfer cont	trol to the i	nstruction in memory location	M.	• · ·
91	TR	[9T(C)+1]> M	l2 µsecs.	
		and $M+1 \rightarrow C$		

Store in memory location M a 90 instruction which specifies the address of the next instruction in sequence (that is, the instruction immediately following the 91 instruction).

Transfer control to the instruction in memory location M+1.

Memory location M+l contains the first instruction in a subroutine. At the completion of that subroutine, control is transferred to memory location M which contains the exit instruction of that subroutine; this exit instruction returns control to the originating program.

<u>NOTE</u>: In the notation, [9T(C)+1]: 9 = the tracing-mode selector (no other digit may

be used in this particular case)

T = the 90 instruction

(C)+1 = the address of the next instruction in the

		originating program	n.	
92	TB	(C)> A <sub>M</sub>	g µsecs.	
		and M> C		

Store the contents of the control counter (that is, the current address of the 92 instruction) in the M-digits of fast register A. The contents of the remaining seven digit positions in A are not changed.

Transfer control to the instruction in memory location M.

Memory location M contains the first instruction in a subroutine. The contents of fast register A are used to modify the exit instruction of that subroutine so that, at the completion of the subroutine, control is returned to the originating program. More specifically, the exit instruction of the subroutine is in the form T90 00 BB 00001 (where the B-digits of the 90 instruction and the A-digits of the 92 instruction specify the same fast register); the M-digits of this instruction, when modified by the M-digits of the specified B-register, specify the address C+1.

B-5.5.	Shift Instructions	•		<u></u>
52	PR	(A)10 <sup>-M</sup> > A	4 μsecs.	

Shift the contents of fast register A to the right M places.

Fill the digit positions which are emptied by the shift with decimal zeros.

Store the result in fast register A.

The sign digit is neither shifted nor changed in this operation.  $(A)10^{M} ---> A$ PL 53 4 µsecs. This instruction is the same as instruction 52 except that the digits are shifted to the left. (A')10-<sup>M</sup> ---> A' 57 PPR 8 µsecs. This instruction is the same as instruction 52 except that it performs a doubleprecision shift. (That is, the contents of fast registers A and A+1 are shifted simultaneously to the right so that digits shifted out of A occupy the digit positions vacated by the shift in A+1) (A')10<sup>M</sup> ---> A' 58 PPL 8 µsecs-This instruction is the same as instruction 53 except that it performs a doubleprecision shift. (That is, the contents of fast registers A and A+1 are shifted simultaneously to the left so that the digits shifted out of A+1 occupy the digit positions vacated by the shift in A)  $(A')10^{M} \longrightarrow A'$ (circular) 59 PPC 12 µsecs.

Shift the contents of fast registers A and A+1 simultaneously to the left M places.

The digits shifted out of the most significant end of fast register A re-enter

fast register A+1 at the least significant ond.

The sign digits are included in this circular-left shift operation.

B-5.6 Extract Instructions

65	EL	(A-1)>·A	8 µsecs.
		(M)	

In accordance with an extract pattern specified by the word in memory location M, replace certain digits of the word in fast register A with the corresponding digits of the word in fast register A-1.

Store the result in fast register A.

The contents of A-1 and M remain unchanged.

Extraction occurs in those digit positions occupied by a ONE in (M). In the sign position of (M) either a ONE or a minus sign causes extraction.

For example, if

- (M) = -11 023 111 456
- (A) = XXX XXX XXX XXX XXX

$$(\Lambda-1) = YYY YYY YYY YYY$$

then, arter the execution of a 65 instruction,

(A) = YYY XXX YYY XXX

- 33 -

66	EU	(A+1)> A (11)	8 µарел.
This instructi	on is the same as	s instruction 65 ex	cept that digits of the word in
fast register .	A are replaced by	y digits from the v	ord in fast register A+1.
B-5.7 Convors	ion Instructions		
50	CX	FL> FX	4 µ secs.
		M = scale factor	
Convert the sin	ngle-precision, 1	floating-point numb	or in fast register A to a single-
precision, fixe	ed-point number.		
Store the resu	lt in fast regist	tor A.	
The conversion	is made in accor	rdance with a scale	factor which is specified in the
two least sign	ificant digits of	f the instruction w	vord.
The floating-t	o-fixed point con	nversion process is	illustrated by an example at the
end of this so	ction.		
51	С	FX> FL M = scále factor	4 µsocs.
Convert the sig	ngle-procision, 1	fixed-point number	in fast registor $\Lambda$ to a single-
precision, flo	ating-point numb:	or.	
Store the rosu	lt in fast regist	tor A.	
The conversion	is made in accor	rdanco with a scale	factor which is specified in the
tvo least sign	ificant digits of	f the instruction w	vord.
The fixed-to-f	loating-point cor	avoraion process is	illustrated by an example at the
and of this co.	otion		

- 34 -

55

FL' ---> FX'

#### M = scale factor

This instruction is the same as instruction 50 except that it performs a double-

precision, floating-point-to-fixed-point conversion."

CCX

56 CC  $FX' \rightarrow FL'$  12 µsecs. M = scale factor

This instruction is the same as instruction 51 except that it performs a double-

precision, fixed-point-to-floating-point conversion.

Examples:

A fixed point number, as it appears in the machine, has associated with it a scale factor which indicates the true magnitude of the number. When this number is converted to floating-point form, the scale factor determines the value of the floating point exponent, subject to the restriction that the floating point number must be normalized. Conversely, when a floating point number is converted to fixed point form, based on some previously established scale factor, the apparent magnitude of the number as expressed in fixed point notation is determined by the relative values of the floating point exponent and the scale factor.

1. Fixed-to-Floating-Point Conversion

True magnitude of number -.000198765432

Fixed point number as it appears in the computer -01987654320

- 35 -

Express the number as it appears in the computer  $-01987654320 \times 10^{-2}$ in its true magnitude, using powers of 10 Express the 10's exponent in excess 50 notation: This number is the scale factor 48 Conversion: -Subtract from the scale factor, the number of zeros which must be shifted out to normalize the fixed-point number, as it appears in the computer. The difference is the floating point exponent 48 - 1 = 47Normalized number in floating-point notation -47198765432 2. Floating-to-Fixed-Point Conversion -54123456789 Floating-point number to be converted Fixed-point scale factor 57 Conversion: -Subtract the floating-point exponent from 57-54 = 3 the scale factor Shift the normalized number right a number of places equal to the difference between

- 36 -

result is the number in fixed-point notation. 123456789 --->-00012345678

B-5.8 Index-Register-Medification Instructions

NOTE 1: In the six index-register-medification instructions, the B-register address

(01, 02, ...99) is specified in the A-register-address digits.

NOTE 2: The format for words stored in a B-register is

ΝΝΝΟΟΟΟΔΔΔΔΔ

where NUN = cycle count: the number of times a program

loop is to be repeated (Once in each iteration, MIN is reduced by 1; when MIN = 0, the iterative process is terminated.) Since, in the instructions (80 through 83) which modify the cycle counter, NNN is reduced by one before it is tested for zero, it is possible to count to one thousand by starting with NNN = zero.

DDDD = increment or decrement to  $\Delta \Delta \Delta \Delta \Delta i$  the amount which is added to or subtracted from the address modifier before or after each iteration

- 37 -

 $\Delta\Delta\Delta\Delta\Delta$  = address modifier: the amount which is added to the

M-digits of an instruction that addresses the B-reg-

	ister befo	re that instruction is execu	ted	
80	BIT	N-1> N		
	·	Δ+D> Δ		
		N = O?		
Modify the	specified B-re	gister in this way:		

(a) Reduce the cycle count by 1

(b) Increase the address modifier ( $\Delta$ -digits)

by the amount specified by the D-digits

Compare the reduced cycle count with zero:

If new 
$$N = 0$$
, (C)+1 ---> C.

If new N  $\neq$  0, M --->C.

EDT

81

12 µsecs.

8 µsecs.

N-1 ---> N $\Delta-D ---> \Delta$ 

N = 0 ?

This instruction is the same as instruction 80 except that the address modifier

is decreased by the amount specified by the D-digits.

82	BIC	N-1> N		
		Δ+D> Δ		
		N = 0 ?		
This inst	cruction is the sam	e as instruction 80 wi	th one exception:	
	If new N	= 0, M> C.	12 µsecs.	
	If new N	≠ 0, (C) <u>&gt;</u> 1> C.	4 µsecs.	
83	EDC	N-1> N		
		Δ-D> Δ		
		N = O?		
This inst	ruction is the sam	o as instruction 81 wi	th one exception:	
	If new N	= 0, M> C.	12 µsecs.	
	If new N ;	≠ 0, (C)÷1> C.	4 µsecs.	
85	BI	Δ+Ð> Δ	4 µsecs.	
Increase	the address modifie	er (A-digits) by the a	mount specified by the D-digi	ts.
86	ED	Δ-D> Δ	4 µsocs.	
Decrease	the address modific	er (A-digits) by the a	nount specified by the D-digit	ts.
B-5.9 <u>Vi</u>	surl-Display-Regist	ter Instructions		
	T.7.7	(5 diate postato	c)>A,,	
09	1. A	()-digit regibte.	M	
09 If Interl	ock is sot, transfe	or the contents of the	5-digit	
09 If Interl visual-dia	ock is sot, transfe splay registor to t	or the contents of the	M 5-digit ogister	
09 If Interl visual-di A; the rea	ock is sot, transfe splay registor to t maining digit posit	or the contents of the the M-digits of fast ro	M 5-digit ogister vith	

If Interlock is r	reset, M> C.		12 µsecs.
19 F	FVIC	(12-digit register)> A	
This instruction	is the same as	instruction 09 except that the	entire contents
of the 12-digit v	visual-display r	egister are transferred.	
29 S	SA	(A) <sub>M</sub> > 5-digit register	
If Interlock is r	resot, transfer	the contents of	4 µзеса.
the M-digits of f	fast register A	to the 5-digit	
visual-display re	egister.		
If Interlock is a	sot, M> C.		12 µseca.
39 S	SVK	(A)> 12-digit register	
This instruction	is the same as	instruction 29 except that the	contents of fast
register A are tr	ransferred to th	e 12-digit visual-display regi	ster.
B-5.10 Miscellar	neous Instructio	ns	
00 s	SK	Skip	4 µзесв.
Go on to the next	t instruction in	the sequence.	
96 F	RF	Reset FFA	4 µзесв.
Reset flip-flop A	Α.		
NOTE: The number	r of the flip-fl	op is specified in the A-digit	s of the instruction
word. Ref	fer to section B	-6 for a description of the ad	dressable flip-flops.

- 40 -

9'	7		
/			

SF

Set FFA

Set flip-flop A.

NOTE: The number of the flip-flop is specified in the A-digits of the instruction

word. Refer to section B-6 for a description of the addressable flip-flops.

	99	Н	Stop	a sa
Stop	computation	<b>1.</b>		• •

B-5.11

Numeric Code	Mnemonic Code	Symbolic Notation	Time µs	Numeric Code	Mnomonic Code げ	Symbolic Notation	Time µs
00	SK 40	Skip	4	25	ME 22	(M) (A) A'	12
01	<b>AX</b> 19	(M) + (A)> A	4	26	MMX 22	(M') X (A')> A'	36
02	<b>A</b> 19	(M) (+) (A)> A	4	27	MM 22	(M') (A')> A'	36
03	AM In	(M)  ⊕ (A)> A	4	29	SV 40	(A)> 5 digit	, .
04	AU 20	(M) (+) (A)> A+	14			If Interlock set:	4
05	AAX 20	(M') + (A')> A'	12	20	<b>nv</b> 23		20 74
06	<b>AA</b> 20	(M') (A')> A'	16			(A) - (H) > A	24
09	FV 39	(5 digit display		31	DXE 43	$(A) = (M) - A^{*}$	30
		register)> A and reset Connect M	[	32	DR <sup>2</sup> 3	(A) $()$ (M)Rdd $>$ A	28
		and Interlock.	4	34	DUR 23	(A) $(\stackrel{\frown}{\rightarrow})$ (M) Rdd $\rightarrow$ A+1	28
		M> C	12	35	<b>DDX</b> 23	(A') <u>+</u> (M')> A'	184
11	<b>NX</b> 20	-(M) + (A)> A	4	36	DD 24	(A') (M')> A'	168
12	<b>N</b> 20	-(M) (+) (A)> A	4	37	DSE 🤉 🗉	(A') ⊕ (M)> A'	56
14	<b>NU</b> 21	-(M) (+) (A)> A+	14	39	SVK 40	(A)> 12 digit	-
15	NNX 1	-(M') + (A')> A'	12		-	display register. If Interlock set:	4
16	NN ()	-(M') (+) (A')> A'	16			M> O	12
10	WWW 40	12 digit dignlay		40	S 24	(A)> M	4
<b>1</b> 7	1 111	register)> A		41	SN 24	-(A)> M	4
		and Interlock.	4	42	SM 24	(A)> M	4
		If Interlock not se M> C	t: 12	43	F 25	(M)> A	4
20	MXR 21	(M) X (A)Rdd> A	8	45	SS 25	(A')> M'	8
21	ME 1	(M) X (A)> A'	12	46	SSN 25	-(A')> M'	8
22	MR 72	(M) (X) (A)Rdd> A	12	47	<b>SSM</b> 25	(A') >,M'	8
23	<b>M</b> 22	(M) (A)> A	8	48	FF 25	(M')> A'	8
24	MU LV	(M) (X) (A)> A+	18	50	СХ 34	FL> FX M = scale factor	4

Numeric Code	Mnemonic Code	Symbolic Notation	Time µs	Numoric Code	Mnemonic Code	Symbolic Notation	Time µs
51	с 34	FX> FL M = scale factor	4	71	TG	(A) > (A+1) ? No: (C)+1> C Yes: M> C	4
52	PR 31	(A)10 <sup>-M</sup> > A	4	72	m-77 )≏i	(A) = 0.2	1~
53	PL 32	(A)10 <sup>M</sup> > A	4	12	14 - 1	$(\mathbf{A}) = 0$	,
55	CCX 35	FL'> FX' M = scale factor	12			Yes: M> C	12
56	CC 35	FX'> F7.'	12	73	TGZ ֊۹	(A) > 0 ?	
	12	M = scale factor	_~			No: (C)-1> C Yes: M> C	4 12
57	PPR 32	(A')10 <sup>-1</sup> > A' (right shift M places)	8	74	<b>TLZ</b> 29	(A) negative?	
58	PPL 32	(A')10 <sup>M</sup> > A'	8			No: (C)+1> C Yes: M> C	4 12
		(left shift M places)		75	TTE 29	(A') = (A+2)'?	
59	PPC 32	Left circular shift A', M places	12			No: (C)+1> C Yes: M> C	8 16
60	EOP 26	(M) <sub>I</sub> > A <sub>I</sub>	4	76	TTG 29	(A') > (A+2)'?	
61	<b>EA</b> 26	$(M)_{A} \longrightarrow A_{A}$	4			No: (C)+1> C Yes: M> C	8 16
62	<b>EB</b> 24	(M) <sub>B</sub> > A <sub>B</sub>	4	80	BIT 38	N-1> N and Δ+D>	Δ
63	<b>EAB</b> 26	(M) <sub>AB</sub> > A <sub>AB</sub>	4			New N ≠ 0; M>	C 8
64	EM 25	$(M)_{M} \longrightarrow A_{M}$	4			New N = 0; (C)+1>	C 12
65	EL 33	(A-1)> A	8	81	EDT 38	N-1> N and $\Delta$ -D>	Δ
66	<b>ET</b> 34	(A+1)> A	8		(e	New N $\neq$ 0; M> New N = 0; (C)+1>	C 8 C 12
70	<b>押</b> 下 つの	(1) - (1) 2		82	BIC 37	N-1> N and $\Delta$ +D>	Δ
70	1 <u>6</u> 43	No: (C)+1> C Yes: M> C	4 12			New N ≠ 0; (C)+1> New N = 0; M>	C 4 C 12

- 43 -

. .

Numeric Code	Mnemonic Code	Symbolic Notation	Time µs	Numeric Code	Mnemonic Code	Symbolic Notation	Time µs
83	BDC 3१	N-1> N and △-D: New N $\neq$ 0;(C)+1: New N = 0; M:	>∆ ` >C 4 >C 12	92 93	TB 31 (0 M SLJ 26-28[9	c)> A <sub>M</sub> > C <sup>M</sup> T(C2)]> M	8
85	BI 37	Δ + D;	>۵ 4	95	TF <b>30</b> Te	est FF A	
86	BD 39	Δ – D	> <b>\</b> 4		Ĩſ Iſ	C reset: (C)+1> C C set: M> C	4 12
90	T 30	M		96	RF 40 Re	eset FF A	4
91	<b>T</b> R 30	[9T(C) + 1] M + 1	>M 12 >C	97	SF 40 Se	et FF A	4
				99	H 45 SI	rop	-

B-6 ADDRESSABLE FLIP-FLOPS IN THE COMPUTING UNIT

FF Number	Description	<u>CU Prop</u> Test (Inst. 95)	Tram Gan: Rocot (Inst 96)	Set (Inst. 97)
00, 01, 09	Sense FFs	X	X	X
10	Disclosure M <sup>1</sup>	X		X
11	Processor-intervention contin- gency FF <sup>2</sup>	X	X	-
15	Manual intervention inhibit FP	X	X	x
20	Enter-tracing-mode FF	X	X	
21, 22, 29	Selected-tracing-mode FFs	X	X	X
30, 31, 34	Console-manual-intervention contingency FFs	X	X	
38	Improper-taps error FF	<b>X</b>	X	
39	Improper operand in arithmetic subtraction contingency FF	X	X	
40	Zero floating-pointadier result contingency FF	X	X	

1 This FF can also be tested and reset by the processor.

2 This FF can also be tested and set by the processor.

- 45 -

		<u>CU</u> P1	ogram Can:	
FF Number	Description	Test	Reset	Set
		(Inst. 95)	(Inst. 96)	(Inst. 97)
41	Non-normalized divisor contin-	X	X	
	goncy FF			
42	Exponent-overflow contingency FF	x	X	
43	Exponent-underflow contingency FF	X	Х	
44	Fixed-point overflow contin- gency FF	X	X	
45	Sign-anomaly contingency FF	x	X	
46	Stall-error FF	x	x	
47	Control-error FF	x	X	
48	Fast-rogister control-error FF	X	x	-
49	Decoding-error FF (in tracing mode selector digit)	X	X	
50	E-adder Odd-even error FF (on instruction or operand call)	X	x	
51	Instruction odd-even error FF	X	X	
52	Operand odd-even error FF	X	x	
53	Fast-registor odd-even error FF	x	X	
	(in M-addross modification)			

		<u>C</u> I	J Program Car	1:
FF Number	Description	Test	Reset	- Set
		(Inst. 95)	(Inst. 96)	(Inst. 97)
54	Fast-register odd-even error FF	X	X	· · ·
	(on time-slot M:			
	Tims-slot M is the time at which			
	the contents of a fast register			
	are read out when addressed by			
	the M-digits of an instruction.			
	In certain instructions a fast			
	register addressed by the A-	4.		
	digits is read out on time-slot M			
55	A-register odd-even error FF	X	X	
	(on result time)			
56	B-adder odd-even error FF	x	x	
	(on output to control counter 1,			
	or to the high-speed bus, or to			
	the arithmetic unit)			
57	B-adder odd-even error FF	Y	Y	
	for output to the fast-register		л	
	selector or to selector storage			
	or to the M-digits of instruction			
	register 2)			
58	B-adder odd-even error FF	X	X	
	(on output to control counter 2.			
	Refer to section B-5.2. instruc-			
	tion 93, for a description of C2.)			

		<u>CU Program Can</u> :		
FF Number	Description	Test	Reset	Set
		(Inst. 95)	(Inst. 96)	(Inst. 97)
59	Adder-output odd-even or non-		L	
	numeric error FF	х	х	
60	Shifter-output odd-even error FF	X	Х	
61	Comparator-error FF	X	X	
	(single precision division)			
62	Multiplier, guotient, and ex-	x	X	
	tractor error FF			
63	Shift-control error FF	X	X	
64	Adder-overflow error FF	X	X	
65	. Error FF for arithmetic-unit	X	X	
	program counter and decoder			
66	Ending-Pulse error FF	X	X	
67	AH-register odd-even error FF	X	Х	
68	AD-register odd-even error FF	x	X	
69	Sign-digit odd-even error FF	х	Х	
70	A-register odd-even error FF	X	X	
	(on time-slot A:	,		
	Time-slot A is the time at which			
	the contents of a fast register a	are		
	normally read out when addressed			
	by the A-digits of an instruction	<b>.</b>		
t. Martin State	See note on FF 54.)			

		CU Program Can:		
FF Number	Description	Test	Reset	Sət
		(Inst. 95)	(Inst. 96)	(Inst. 97)
71, 72, 82	Odd-even error, digit position FF's	X	÷	
84	Cycling Unit Error FF	X	X	
90	Start-tape FF	x	x	X
98	Master error FF	X		
99	Master contingency FF	X		

"Flip-flops 71 through 82 are automatically reset when all of the following FF's

are reset: 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 67, 68, 70.