O: A-C. Lewis File Ref: 9000-3 UNI VAC Intercommunication FROM: *T0: E. Johnson M. W. Bass N. Gorchow G. Leue LOC.: Whitpain - 6/3/66 F. Willimann Program Managers DEPT: Marketing - Product Services PRODUCT_DESCRIPTION SUBJ: CC: C. M. Shuler R. F. Heck S-70021-B 9500 Processor (Type 3016)

The attached subject Product Description, ("PRELIMINARY" information only), is submitted for your review and/or information. Comments are requested in this office <u>no later than fifteen (15) days</u> from the above transmission date. Comment directly on this sheet if desired and note that "No Comments" or "No Interest" is a valid comment.

The Product Description may be kept for your files.

M. W. Bass

MWB/dll

*Attachment

6/3/66 L. E. Johnson:

Please forward your comments to this office as soon as available.

Shuler



Number:

DIVISION OF SPERRY RAND CORPORATION	
DATA PROCESSING DIVISION	

DATA PROCESSING DIVISION											S-70	0021										
PRODUCT DESCRIPTION								Date	e Ap	pro	ved:											
Product Code: 251 System Code:									Da		Rev	' . E	}									
Produ	ct Title a	& Ty	pe I	Numb	er:															•		
9500	Processo	r (T	ype	301	6)										•							
-	Performance Objectives:																					
Provide a general purpose, high-speed central processor which effectively utilizes a																						
	16 bit data width. Design emphasis is to be on a medium scale processor having real- time, batch and scientific computing capability. I/O design will be consistent with																					
	taining a	dequ	ate	thr	upu	t to) ac	comp	olis	h tl	iese	obj	ect	ives	s							
Abstr	act:																					
This	product	desc	rin	tior	0.0	ntai	ne	fund	tio	กวไ	sne	cifi	icat	ione	fo	r	1.04	to	mod	1 .		
cost	Processo	r.	One	Mu	ltip	lex	er c	han	nel	is	prov	ride	d fo	rc	onne	cti	ng i	ip t	o ež	ight	•	
cont for	trol units high spee	to	the	Pro	oces	sor	. F	our naf	opt	ion	al S	Sele	ctor	· 1/() ch	ann	els	are	pro	ovid	ed ·	
	thmetic ar						LI d	1151	61.	L T	Vall	ny	FOIN	i a	CI UN	meı	10 6	ana .	Deci	lmaı		
- Ro	ev.	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	в	в	В	В	В	В
<u> </u>													}									
·	age No.	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	<u>19</u>	20	21
	Ξν.	B	В	В	B	В	В	В	В	В	В	В	В	B		B	В	Î	В	В	В	<u> </u>
	age No.	1	23		25		27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42
	ed Specif 046				Sta	ndai	rds:		5-70	ഹാവ	05	00 8		~~								
	050, Rev.				men	tal			5-70 5-70			00 1			Sto	rag	e			,		
									5-70	023	0p	erat	tor'	s Co	onso	le	•			-	•	
Notes	s, Unusual	Red	quir	emei	nts,	Un	ique	Fe	atur	es:												
					·													7				
	k.					•																
														•								
	,																					
5 6											ıP)	5-2		7								
Prepa	ared By: s	ys te	ems	Desi	ign			Da	te:	5 12	UF) De L	In.	ر میر میر ا	6-61								
		<u>,</u> ,								• i.s	· · · · · ·	\$_//										
	p Manager				te,		rect	or	of	Engi	neel	ring	Dat	te	lana	ger	,Tec	hnic	al	Staf	fD	ate
	President		Marl		<u>n///</u> hg N		ger	of	Proc	Juct	s	D	ate	\dashv				<u></u>				

IMINARY ISSUE

WPANY CONFIDENTIAL

DDFI

COMPANY CONFIDENTIAL



ł

		4	PRODUCT D	COOKI	1 2 0 11				
TITLE:					Number: S-70021	1	Date of Issue:	Origin 10/6/65	
		9500 Proces	350 r		Page:	······································	Revisio	n: B	
			· ·			A			
.0	SCOPE								
- - - -	busines data p The pro Data p Standa Standa	ss processor ca rocessing. ocessor is not rocessing is ac rd, and the Op rd and Optiona	bes the 9500 Papable of perfo intended for a ccomplished in tional (decima l instructions circuitry prov	orming re use in mu a 16-bit l and flo are comp	al-time, b ltiprocess parallel ating poir atible wit processin	oatch, an for syste mode usi it) instr th those og of int	d scien ms. ng Supe uctions of the errupts	tic ervisor, . The IBM*	
	protec errors	tion of operati •	ing programs in	1			·		
	protecterrors. The fo	tion of operati • llowing items a	are provided as	s standar			·		
	protecterrors. The fo	tion of operati • llowing items a One Multiplex		s standar			·		
	protecterrors The fo	tion of operati • llowing items a One Multiplex	are provided as er I/O Channel s Control Conso	s standar			·		
	protecterrors The for o o	tion of operati llowing items a One Multiplex One Operator's One maintenanc	are provided as er I/O Channel s Control Conso	s standar ole	d equipmen	it with e	ach pro	cessor:	
	protecterrors The for Contemporation The for Contemporation Contem	tion of operati llowing items a One Multiplex One Operator's One maintenanc	are provided as er I/O Channel s Control Conso ce panel	s standar ole	d equipmen	it with e	ach pro	cessor:	
:	protecterrors The for Contemporation The for Contemporation Contem	tion of operati llowing items a One Multiplex One Operator's One maintenanc	are provided as er I/O Channel s Control Conso ce panel	s standar ole	d equipmen	it with e	ach pro	cessor:	
:	protecterrors The for Contemporation The for Contemporation Contem	tion of operati llowing items a One Multiplex One Operator's One maintenanc	are provided as er I/O Channel s Control Conso ce panel	s standar ole	d equipmen	it with e	ach pro	cessor:	
	protecterrors The for Contemporation The for Contemporation Contem	tion of operati llowing items a One Multiplex One Operator's One maintenanc	are provided as er I/O Channel s Control Conso ce panel	s standar ole	d equipmen	it with e	ach pro	cessor:	

IBM, Trademark of International Business Machines Corporation.

COMPANY CONFIDENTIAL

*



PRODUCT DESCRIPTIONTITLE:Number:
S-70021Date of Original
Issue:
10/6/659500 ProcessorPage:
2Revision:
B

2.0 FUNCTIONAL CHARACTERISTICS

The 9500 Processor comprises three operational sections; Control, Arithmetic, and Input/Output. Main Storage, although separately housed and powered, functions as an integral part of the processor. As such, those main storage characteristics which are processor functions will be described in this document; all others are described in Product Description S-70022.

2.1 Control Section

The Control Section controls the sequencing of instructions, interprets and controls the execution of each instruction, and initiates the cycling of main storage. In addition, this section handles Interrupts, Error Checking, Storage Protection, and the Supervisor-Standard functions.

2.2 Arithmetic

The Arithmetic Section performs all data manipulations which include; logical and numerical arithmetic, data comparison, data shifting, and single or double indexing of operand addresses. This section contains an Adder which performs the arithmetic in a 2's complement form.

2.3 <u>Input/Output</u>

The Input/Output (I/O) section upon receiving an I/O instruction from the Control Section; initiates, directs, and monitors the transfer of data between Storage and the Peripheral subsystems. The data transfer is performed concurrently with other Processor functions.

The I/O section has up to five I/O channels; one Multiplexer channel and up to four Selector channels. The Selector channels are available on an optional basis and each channel handles only one Standard Subchannel.

The Multiplexer channel can handle up to eight subchannels via the respective controllers.



DATA PROCESSING DIVISION

	PRODUCT DE	SCRIPTION			
TITLE:		Number:	Date of Original		
	0500	S-70021	Issue: 10/6/65		
	9500 Processor	Page:	Revision:		
		3	В		

2.3.1 Multiplexer Channel

The Multiplexer Channel (Figure 1) is part of the minimum processor configuration. This channel provides for handling both communications and standard controllers (standard peripheral subsystems). The maximum number of controllers is eight; either communications or standard, or a combination of both types. Communications controllers can handle a maximum of 128 devices collectively, standard controllers a maximum of 16 each.

There is one Access Control Register (ACR) for each of the 128 communications devices and one for each of the 8 Standard Subchannels. The ACR's are located in main storage addresses. The individual ACR's provide for concurrent operation of devices. For instance, if two Communications Controllers (two Line Terminal Controllers each with 64 devices) are used, then six is the maximum number of Standard Subchannels allowed. In this configuration 128 communications devices and six standard subchannel devices (one per Controller) can be operated concurrently, all 134 devices can access storage concurrently, and all data is multiplexed.

2.3.2 Selector Channels

Up to four Selector Channels (one shown in Figure 2) are available as options. The four Access Control Registers, one per Selector Channel, are located in the Processor cabinet. Each channel handles Standard Controllers only. Each Selector Channel handles up to eight Controllers with each controller usually having one device but with up to 16 devices possible.

Since each Selector Channel has only one Access Control Register, the controller devices are serviced on a one-at-a-time basis. That is, once the data transfer from any particular device is initiated, that transfer must be completed before any other device can transfer data.

COMPANY CONFIDENTIAL




1.9.1.3

11:11

PRODUCT DESCRIPTION Number: Date of Original TITLE: ssue: 10/6/65 S-70021 9500 Processor Page: Revision: 4 В Control Section Main ъ. т Storage Each Std Subch Con-One ACR per troller represents Std Subch one Std. Peripheral 0 d/ Subsystem A 127 One ACR per Comm Device (Comm Subch) I/O Interface 0 9500 PROCESSOR Ą Communications Address Format - ccc tsss uuuu Subchannel ccc=000 (selects MPX channel) \$ Std Subch (0-7) tsss for Comm Subch: t=0 (selects Comm Subch) sssuuuu= 0 thru 127 Line (selects Device) CTRLR CTRLR CTRLR Terminal tsss for Std. Subch: Controllers t=1 (selects Std. Subch) 4 Δ sss= 0 thru 7 (selects) Dev Dev Dev **6-**) CTRLR) Dev 0 0 0 uuuu= 0 thru 15 (selects 0 1 i S/S Device) 1 Dev Dev Dev 15 15 15 Legend: · ---- Denotes units are not Dev \Leftrightarrow part of channel MPX Channel Comprises: 127 - Control Lines • Data Path to Memory • Interface (I/O Control) Data Lines • Access Control Registers-On Communications Subch - One ACR per Com-Located in Main Storage ÷., munications Device (up to 128) • Communications and/or On Std. Subch. - One ACR per Controller Subchannels (Std. Periph. Subsystem) Figure 1. Multiplexer Channel



DATA PROCESSING DIVISION





	PRODUCT DI	ESCRIPTION	
TITLE:	9500 Processor	Number: S-70021	Date of Original Issue: 10/6/65
:		Page: 6	Revision: B

2.3.3 Channel Command Word

The Channel Command Word (CCW) specifies the command to be executed and, for commands initiating I/O operations, it designates the storage area associated with the operation and the action to be taken whenever transfer to or from the area is completed. The CCW's can be located anywhere in main storage, and more than one can be associated with a START I/O instruction. The channel refers to a CCW in main storage only once, where-

The first CCW is read from storage during the execution of START I/O instructions. Each additional CCW in the sequence is obtained when the operation has progressed to the point where the additional CCW is needed. Obtaining the CCW's by the channel does not affect the contents of the location in main storage.

The CCW format is shown in Figure 3.




Figure 3. Channel Command Word Format

The fields in the CCW are allocated for the following purposes:

Command Code: Bits 0-7 specify the operation to be performed.

Data Address: Bits 8-31 specify the location of an eight-bit byte in main storage. It is the first location referred to in the area designated by the CCW.

COMPANY CONFIDENTIAL



PRODUCT DESCRIPTION Number: Date of Original TITLE: ssue: S-70021 10/6/65 9500 Processor Page: Revision: 7 В Chain-Data (CD) Flag: Bit 32, when one, specifies chaining of data. It causes the storage area designated by the next CCW to be used with the current operation. When bit 32 is zero, the current control word is the last one for the operation. Bits 33 and 34 must be zero's. Skip (SKIP) Flag: Bit 35, when one, specifies suppression of transfer of information to storage during a read, read-backward, or sense operation. When bit 35 is zero, normal transfer of data takes place. Program-Control-Interruption (PCI) Flag: Bit 36, when one, causes the channel to generate an interrupt condition upon reading the CCW . from storage. When bit 36 is zero, normal operation takes place. Bit positions 37-39 of every CCW other than one specifying transfer in channel must contain zeros. The contents of bit positions 40-47 of the CCW are ignored. Count: Bits 48-63 specify the number of eight-bit byte locations in the storage area designated by the CCW. 2.3.4I/O Interrupts All Input/Output interrupts will be automatically placed into a Channel Status table in main storage. The table entry will include channel number, device number status, and interrupt class. Tabling will be performed in the following manner. The program will set a pointer register. When a device presents an interrupt, the I/O hardware will access the pointer, store the status, channel number, and device number at that address, increment the pointer and restore it. The first time that the processor is in the proper state to be interrupted by the class of interrupt which occurred, the program will be interrupted. Only one interrupt will occur even if several devices have presented interrupts. To determine how many interrupts have occurred, the pointer must be accessed to determine how many times it has been advanced. The class of the interrupts in the table can be determined by examining the sign of the table entry; negative for class one, positive for class two.



ALMAN POST 1

COMPANY CONFIDENTIAL

		PRODUCT DESCRI	PTION	
TITLE:	9500 Proce	ssor	Number: S-70021	Date of Original Issue: 10/6/65
· · · · · · · · · · · · · · · · · · ·			Page: 8	Revision: B
2.3.5	I/O Transfer Rates			
•	The I/O data transfe	r rates are as follows	:	
	Multiplex (ESI) Chan	nel:		
•	167,000 bytes pe main storage cyc	r second maximum. I/O cles.	uses 60% of the a	vailable
:	Selector Channel:			
۰	I/O uses 50% of	per second maximum agg the available main sto for any one channel.	regate total for a rage cycles, 400,	ll four channels. 000 bytes per
2.4	Main Storage			4
2.4.1	Main Storage Charact	eristics		
	one parity bit per b	ta word is 18-bits wide byte. Parity for each appears on the mainten	byte is odd. The	format of
· · ·	P _M P _L	Most Significant Data Byte	Least Signific Data Byte	
	Figure	e 4 . Main Storage Dat	a Word Format	
	storage word is read	le by byte but both by . Individual bytes ma res that this be done.		4
	Main Storage access MPX channel; Control	priority is as follows •	: Selector channe	1 1, 2, 3, 4;
	See Product Specific	ation S-70022 for othe	r Main Storage cha	racteristics.

COMPANY CONFIDENTIAL



	PRODUCT D	DESCRIPTION	
TITLE:	9500 Processor	Number: S-70021	Date of Original issue: 10/6/65
	7000 I 10003001	Page: 9	Revision: B

2.4.2 Data and Address Boundaries

The bytes of Main Storage are numbered consecutively from O through the maximum number of bytes minus one (262,143). Bytes may be addressed separately or in groups. Two consecutive bytes constitute a halfword if the address of the Most Significant Byte (MSB) is divisible by two. Four bytes make a word if the address of the MSB is divisible by four. Eight bytes make a double word if the MSB-Address is divisible by eight. Therefore, definite boundaries exist for all fixed length data fields. Instruction lengths are 2, 4, or 6 bytes and are thereby restricted to halfword boundaries only. Since storage is actually a halfword wide, all fixed boundaries fall between words. Variable length data fields are not restricted by boundaries. All operands are addressed by the position of the most significant byte as are all instructions.

2.4.3 Memory Page-Mapping

Page-Mapping is the division of processor storage into units, called Pages, and then mapping the Actual addresses of the randomly located Pages so that they appear as a single, continuous storage area known as Virtual addresses. Control bits associated with each Page description provide for an automatically controlled program segmentation. This program segmentation reduces storage requirements by storing only those Pages which are currently active. It also makes possible the operation of programs in those processors having various sized increments of available main storage.

The Page-Mapping characteristics are:

- Pages are 512-byte units.
- Page-maps are held in main storage.
- The map pointer allows complete freedom in assigning the locations of program (or task) page maps.
- Relocation is bypassed when appropriate.



DATA PROCESSING DIVISION

		PRODUCT DE	SCRIPTION	
TITLE:		9500 Processor	Number: S-70021	Date of Original issue: 10/6/65
		9500 FLUC25501	Page: 10	Revision: B
		· ·		
	ever rei	Address translation process locating a storage address is /O storage access. The proce	s required during eith	er a Processor
•	1.	Bit positions 14 through 18 with bit positions 8 through Page Descriptor Address. Th and a read is initiated.	1 12 of the Map Pointe	r to form the
:	2.	Simultaneously with Step 1, the Limit Number is made. The tection in that the Virtual set by the supervisor routin	This comparison assure Address cannot exceed	s memory pro-
	3.	This half-word read from sto and the Actual Page Address, prefixed to the Byte Address Actual Storage Address. The main storage and a read/write Instruction Data.	. This address, bits s of the Virtual Addre is Actual Storage Addr	7 through 15, are ss to form the ess is sent to
	4.	Simultaneously with Step 3, rogated to determine the leg to the Page Control bits tak	gality of the storage	
·	storage	s Address relocation process accesses in order to minimiz under which the relocation p	ze degradation of proc	essor speed. The con
· ·	1.	During normal access of Nex in relocated form and reloca page boundary is crossed or	ation translation occu	
	2.	During normal operation of 1 translation occurs only when		
	· · ·			

1



PRODUCT DESCRIPTION Number: Date of Original TITLE: issue: 10/6/65 S-70021 9500 Processor Page: Revision: 11 В VIRTUAL ADDRESS (B+X+D)Limit Number Map Pointer Page Number Byte Adr 7.8 120 22,23 0 4 1431 L>P Page Number 114 18 19 22 NO I1 5 Bit "0R" Actual Adr 0 18 of Page Des-Map Pointer bits criptor to Page Descriptor Adr 0 Storage Ad-30 14 21 22 dress Req. Page Descrip-PC Actual Page Adr tor from Stor-. 15age 1/2-Word Read $15 | 24 \sqrt{}$ 7 31 Page Control (PC) Code Actual Storage Adr Bit 0 Bit 1 Bit 2 Function 8 9 17/ Page in storage 1 -Actual Adr of 0 ----_ Page not in stor. Storage Ref-17 0 No Read/Write 0. erence to 0 Read/No Write 1 Storage Add-C-Valid Write/No Read 1 0 ress Reg. 1 1 Read/Write NO Operand/ Data I_2 Instruction < From Data Storage INTERRUPT Memory Limit Exception I_1 INTERRUPT Illegal Reference Figure 5. Paging Logic

COMPANY CONFIDENTIAL

UD1+1011



	PRODUCT DESC	RIPTION	
TITLE:	9560 Processor	Number: S-70021	Date of Original Issue: 10/6/65
	/300 110003301	Page: 12	Revision: B
	In order to maintain a high transfer address relocation process is performed under the following conditions:		
	• For first references.		н. Ман
	• When a page boundary is crossed.		
· · · · · · · · · · · · · · · · · · ·	 For relocation of a Chain Address sequence. 	at the start of ea	ch chaining
•	• When a transfer-in-channel is pro	cessed.	
,	A Limits Check is performed on each accer relocation translation.	ss that requires an	address
	In order to bypass the address reloc storage the following data must be maint (see Figure 6) for each active I/O devi	ained in the Access	
	• Virtual data page address (data p	age number)	
2	• Actual data address		
	⊖ Map pointer	•	
	• Limit Number		
	• Virtual chain address		
	• Byte count		
	 Flag information 	•	

.



	PRODUCT DESCRI	PTION	
TITLE:	9500 Processor	Number: S-70021	Date of Original Issue: 10/6/65
		Page: 13	Revision: B
	0 89 1314 Flags Actua 9 Bits	l Data Adr 18 Bit	31 Word 1 s
	0 1516 Byte Count Map Po 16 Bits	28 29 ointer 13 Bits	31 Word 2
۰.	0 4567 151617 Limit No Data Page No 5 Bits 9 Bits	Virtual Chain Adr 15 Bit	31 Word 3 s
	Undefined	······	Word 4

Figure 6. Access Control Register

Note this is not to be confused with the Channel Command Word format which is IBM/360 compatible.

For the Multiplex channel there are 16 bytes allocated in main storage to accommodate the ACR requirements for each of the eight standard subchannels; similarly each communications device, when assigned, has 16 bytes allocated.

2.4.4 Operating and Floating Point Registers

Sixteen full word registers are used for temporary storage of binary operands and/or results. They are used mainly for fixed-point and logical arithmetic and for instruction address indexing. Four double-word registers are used by the floating-point arithmetic instructions. These registers are provided in the form of special integrated flip-flop storage. These registers are addressable only by the special instruction fields provided for their access.

2.5 Operand Addressing

Operands may be found in one of three places. They may be contained within the instruction, stored in either the operating registers or the floating point registers or located in Main Storage. Addressing of operands is not necessary if they are part of the instruction. Addressing is handled by short fields in the instruction when operands are in either of the

Hur to th



	PRODUCT E	DESCRIPTION	
TITLE:		Number:	Date of Original Issue: 10/6/65
· · · · · · · · · · · · · · · · · · ·	9500 Processor	S-70021	10/6/65
		Page:	Revision:
		14	В

register sets. However, when operands are contained in Main Storage, a large address must be formed to obtain them. Formation of this address is explained below.

All instructions which call for operands from Main Storage have one or two Operand Specification Fields and certain instructions have, in addition, an Index Specification (see Figure 7).

X	В	· · · · · · · · · · · · · · · · · · ·	D
4 Bits	4 Bits	12	Bits ,

Figure 7. Index and Operand Specification Fields

The displacement (D) is 12 bits long and is used to directly specify a displacement from a selected address base. The base address is found in one of the operating registers which is specified as the base (B). The contents of that register, which is an 18-bit number, is added to the Displacement (D), which is treated as a 12-bit positive number to form the Main Storage address. Certain instructions have, in addition, an index (X) which specifies the operating register that contains the index value. This index value is treated as an 18-bit positive number and is added to the previous sum to determine the Main Storage address. If either the B field or the X field is zero or if both are zero, then zero is added to the address in place of the contents of an operating register. If the displacement is zero, the address is determined by either the base or the index, or both.


2.6 Data Formats

2.6.1 Data Bytes

The 8-bit byte is the basic addressable data unit. The byte can contain a single alpha or numeric character, two decimal digits, a decimal digit and a sign, or a decimal digit and a zone. The byte can also be an 8-bit portion of a fixed or floating point binary number. Two bytes comprise a halfword, four bytes a word, and eight bytes a double word as shown in Figure 8.



DATA PROCESSING DIVISION





	PROBUCT D	ESCRIPTION	
	TITLE:	Number:	Date of Original
	9500 Processor	S-70021	lssue: 10/6/65
	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	Page:	Revision:
The second		16	В

Binary numbers are normally called from or stored in Main Storage in one of the first two formats. However, words in the third format may also be stored or retrieved by means of special programming. All three formats are used by the hardware, but the halfword number called from storage will always be expanded to a full word by extending the sign to the left before the arithmetic is performed. Therefore, all fixed point binary arithmetic except the Divide uses full word operands in the actual computation. The Divide instruction calls for a double word as the dividend. The double word is found in an even-odd pair of operating registers. The Multiply instruction forms a double word product which is stored in an even-odd pair of operating registers.

2.6.3 Floating Point Binary Numbers

Floating point binary numbers are of either single or double word size as shown in Figure 10.

Sign




Figure 10. Floating Point Binary Numbers

The first format is that used for single precision floating-point arithmetic while the second is used for double precision floating point operations. Either format may be called from or stored in Main Storage or the floating point registers. All floating point registers are double word registers and their addresses are 0, 2, 4, or 6 in the register specification fields of the instruction.



	PRODUCT D	ESCRIPTION	•
TITIC.		Number:	Date of Original
TITLE:	9500 Processor	S-70021	10/6/65
		S. 70021 Ssue:	
		17	В

2.6.4 Decimal Numbers

2.6.4.1 Unpack Decimal Numbers

Figure 11 shows the unpacked decimal format, each byte is divided into two equal fields, a zone field and a digit field. The most significant four bits constitute a zone, and least significant 4 bits the digit. The zone portion of the least significant byte holds the sign of the number.

ZONE.	DIGIT	ZONE	DIGIT	SIGN	DIGIT
 By	te	By	te	Ву	te

Figure 11. Unpacked Decimal Number Format

2.6.4.2 Packed Decimal Numbers

Figure 12 shows that a packed decimal number contains two digits per byte. The least significant byte holds the sign in the least significant four bits and the least significant digit in the most significant four bits. All decimal arithmetic is performed on packed decimal numbers.

1	DIGIT	DIGIT	DIGIT	DIGIT	DIGIT	SIGN
a second se	Ву	te	Ву	te	Ву	rte

Figure 1	12.	Packed	Decimal	Number	Format
----------	-----	--------	---------	--------	--------

2.7 <u>Program Instructions</u>

The program instructions process fixed length binary numbers in both fixed point and floating point formats, variable length decimal numbers and fixed and variable length logical data; exercise control over processor



DATA PROCESSING DIVISION

	PRODUCT DE	SCRIPTION	
TITLE:		Number: S-70021	Date of Original Issue: 10/6/65
	9500 Processor	Page: 18	Revision: B

operations; and direct peripheral equipment. Five different instruction formats are used: RR (register to register), RX (register to indexed storage and vice versa), RS (register to storage), SI (storage and immediate operand) and SS (storage to storage). The parenthetical expressions refer to operand sources and/or destinations.

2.7.1 Instruction Formats

2.7.1.1 Register to Register (RR) Instruction Format

The RR instructions are two bytes long. The first byte contains the operation code. The second byte contains two 4-bit fields that address either operating or floating point registers. Generally, the first field specifies one operand source and/or the destination of the result. The second field specifies the source of the other operand. The instruction format is shown in Figure 13.




Figure 13. RR Instruction Format

The R_1 field is replaced by an M field which contains a condition mask for the conditional branch instruction.

2.7.1.2 Register to Indexed Storage (RX) Instruction Format

The RX instructions consist of four bytes. The first byte contains the operation code. The second byte consists of two 4-bit fields which specify registers. The first field addresses either an operating or floating point register which is one operand source and/or the result destination. The second field can address operating registers only and specifies a secondary index for determining a storage address. The next two bytes are made up of



LIDI - 10 1 1

	PRODUCT DESCRI	PTICN	
TITLE:		Number:	Date of Original Issue:
	9500 Processor	S-70021	10/6/65
		Page: 19	Revision:
		19	B
	a 4-bit field and a 12-bit field. The 12- displacement by which the contents of the 4-bit field is indexed to determine a sto format is shown in Figure 14.	register specifie	ed by the
(OPERAND 1 - REGIST OPERAND 2 - STORAG $[D_2 +$	•
	OP CODE R1 X2 B2 0 7 8 11 12 15 16 19 20	D ₂ 0 31	
	Figure 14. RX Instruction The R_1 field is replaced by an M field which the conditional branch instruction.		ion mask for
2.7.1.3	Register to Storage (RS) Instruction Forma	at	
	The RS instructions are four bytes long a operation code is contained in the first the second byte specifies an operand and/ The next 4-bit field specifies a second or register operations or is ignored. The lispecify an index register and a displacement	byte. The first 4 or a destination f perand, a limit fo ast two bytes in t	l-bit field in For the result. For multiple The instruction
	OP ERAND OP ERAND OP ERAND	1 3 REGISTER ADDR 2 - STORAGE ADDR COUNT [(B ₂) + D ₂	ESS or SHIFT
	0 7 8 11 12 15 16 19 20 Figure 15. RS Instruction	- .	

COMPANY CONFIDENTIAL




UDI - 10 1 1

PRODUCT DESCRIPTION Number: Date of Original TITLE: ssue: 10/6/65 S-70021 9500 Processor Page: Revision: 20 В 2.7.1.4 Storage and Immediate Operand (SI) Instruction Format The SI instructions are made of four bytes as shown in Figure 16. As with the other formats, the first byte contains the operation code. The second byte contains an operand which directly enters into the instruction execution. The last two bytes specify an index register and displacement which together determine the address in storage which is the other operand source and/or the result destination. OPERAND 2 - IMMEDIATE OPERAND 1 - STORAGE ADDRESS $[(B_1) + D_1]$ OP CODE B_1 I_2 D_1 0 78 15 16 19 20 31 Figure 16. SI Instruction Format 2.7.1.5 Storage to Storage (SS) Instruction Format The SS instructions are six bytes long as shown in Figure 17. The first byte contains the operation code while the second byte specifies the length (number of bytes) of the operands. For instructions where both operands will always be the same length, the whole byte is used for a single length field. If operands vary in length with respect to each other, the byte is divided into two 4-bit fields, one for each operand. The next two bytes determine the location of the first operand and/or destination while the last two bytes address the second operand. Both address fields are composed of a 12-bit displacement and a 4-bit index specification. Addresses are formed by adding the contents of the index register to the displacement.



DATA PROCESSING DIVISION



2.7.2 Operation Codes .

train sate

The 8-bit operation code (OP Code) is expressed by two hexadecimal digits as shown below.

> 0000 - 01000 - 8 0111 - 7 0001 - 1 1001 - 9 1111 - F 0010 - 21010 – A 0011 - 31011 - B 0100 - 41100 - C0101 - 5 1101 - D 0110 - 6 1110 - E

2.7.3 Instruction Repertoire and Timing

The following list of instructions is the repertoire for the 9500 Processor. It is divided into four sections - Supervisor Instructions. Standard Operating Instructions, Floating Point Instructions, and Decimal Instructions. The first two groups of instructions are standard in all machines. The last two groups of instructions are optional and either one or both may be added to any machine.



PROBUS	T BESCRIPTION	
TITLE:	Number:	Date of Original
	S-70021	10/6/65
9500 Processor	Page:	Revision:
	22	В


The processor cycles per instruction for Standard and Decimal instructions are based on an 18-bit arithmetic section which can add iteratively in a four phase cycle. The processor cyles per floating point instruction are based on the standard 18-bit arithmetic section expanded to 32 bits. This expansion will not affect the number of processor cycles for the standard instructions.

Paging and indexing on operand fetch are included in the processor cycles except that if the operand address crosses a page boundary one cycle must be added to the Load Multiple and Store Multiple instructions. Paging on instruction fetch is included if the boundary is encountered when fetching the first 16 bits of the instruction. If encountered during the second fetch, one extra cycle must be added. The listed cycles reflect the number of minor cycles needed to complete each instruction. To determine the actual time in microseconds, multiply the number of processor cycles by 0.5.

LEGEND

D - number of digit selects and significant starts R - number of registers loaded/stored N - number of bytes in result N_1 - number of bytes in first operand N_2 - number of bytes in second operand

COMPANY CONFIDENTIAL



DIVICION OF CREEKY BAND CORPORATION DATA PROCESSING DIVISION

.

,

1124 1911

			PRO	BUCT DESCRIPTION	
TITLE:		9500	rossor	cessor S-70021 Issue: 10/6/65 Page: Revision: 23 B	Date of Original Issue: 10/6/65
		7000		· • •	4 -
		9500 Processor Number: Date of Original Issue: 9500 Processor Page: Revision: 23 B SUPERVISOR INSTRUCTIONS OP Mne- Code monic Format Name Processor Cycles 90 SIO RS Start I/0 9E HI0 RS Halt I/0 SACR RS Store Access Control Register 82 LPSW SI Load Program Status Word			
	SUPERV	ISOR INST	RUCTIONS		
•••	OP Code		<u>Format</u>	Name	
•	9C	SIO	RS	Start I/O	
	9E	HIO	RS	Halt I/O	•
		SACR	RS	Store Access Control Register	
ĩ	82	LPSW	SI	Load Program Status Word	
	80	SSM	SI	Set System Mask	Number: Date of Original Issue: S-70021 Issue: Page: Revision: 23 B Processor Name Processor S Control Register S Control Register n Status Word
		SML	SI	Set Map and Limit	

COMPANY CONFIDENTIAL

.



TITLE:		9506	Processor		Numbe S-	er: 70021		Date of Cr Issue: 10	igina 0/6/65
					Page:	24	-	Revision:	В
	STAND	ARD INSTR	UCTIONS	•					
	OP Code	Mne- monic	<u>Format</u>	Name	-			Processor Cycles	
	04	SPM	RR	Set Program Mask	:			3	
	05	BALR	RR	Branch to $R2^+$.		-		4	
	06	BCTR	RR	Branch on Count				4	
	07	BCR	RR	Branch on Condit	ion			4	
, '									
								•	
:	OA	SVC	RR	Supervisor Call					
	10	LPR	RR	Load Positive				3	
	11	LNR	RR	Load Negative				3	
	12	LTR	RR	Load and Test				3	
	13	LCR	RR	Load and Complem	nent			3	
	14	NR	RR	And				4	
	15	CLR	RR .	Compare Logical				3	
	16	OR	RR	Or	•	•		4	
	17	XR	RR	Exclusive Or				3	•
	18	LR	RR	Load				3	
	19	CR	RR	Compare				3	
	1A	AR	RR	Add				3	
,	1B	SR	RR	Subtract				3	
	1 C	MR	RR	Multiply				52	
· ·	1D	DR	·RR	Divide				94	
	lE	ALR	RR	Add Logical				3	÷
	1F	SLR	RR	Subtract Logical	1			3	

.

.



			PR	ODUCT DESCRI		
TITLE:					Number:	Date of Original
* * * * * * * *		9500	Processor		S-70021	lssue: 10/6/65
					Page:	Revision:
5115 - Ma - Marine - Ma					25	В
			-			
	0P Code	Mne- monic	Format	Name	2	Processor Cycles
	40	STH	RX	Store Halfword	· · · ·	6
	41	LA	RX	Load Address		4
	42	STC	RX	Store Character		5
	43	IC	RX	Insert Character	c	5
	44	EX	RX	Execute		5
	45	BAL	RX	Branch & Link		6
	46	BCT	RX	Branch on Count		6
; ;	47	BC	RX	Branch on Condit	tion	4
1 1	48	LH	RX	Load Halfword		6
	49	CH	RX	Compare Halfword	d	6
an and an and an and an and an	4A	AH	RX	Add Halfword		6
	4B	SH	RX	Subtract Halfwor	rd	6
	4C	MH	RX	. Multiply Halfwor	rd	29
	4E	CVD	RX	Convert to Decin	nal	
7 ₩ 2	4F	CVB	RX	Convert to Binar	ry	
- vo an an	50	ST	RX	Store		6
	54	Ν	· RX	And		6
	55	CL	RX	Compare Logical		6
	56	0	RX	Or		6
	57	Х	RX	Exclusive Or		6
	58	L	RX	Load		6
	59	С	RX	Compare		6
	5A	A	RX	Add		6
- Turfer a						



TITLE:			*****	Number:	Date of Orig	nin
ه ۵۰ مه مه مه ۵۰ م		~ ***	~	S-70021	ssue: 10/6	
		9000	Processor	Page:	Revision:	
				26	E	3
	OP	Mne-		•	Processor	
	<u>Code</u>	monic	<u>Format</u>	Name	Cycles	
	5B	S	RX	Subtract	6	
	5C	М	RX	Multiply	54	
	5D	D	RX	Divide	96	
	5E	AL.	RX	Add Logical	6	
	5F	SL	RX	Subtract Logical	6	
			-			
				20 - Carlos		
	86	BXH	RS	Branch on Index High	10	
	86 87	BXH BXLE	RS RS	Branch on Index High Branch on Index Low or Equal	10 10	
	87	BXLE	RS RS RS	Branch on Index Low or Equal		
		BXLE SRL	RS RS	Branch on Index Low or Equal Shift Right Single Logical		
	87 88 89	BXLE SRL SLL	RS	Branch on Index Low or Equal Shift Right Single Logical Shift Left Single Logical		
	87 88	BXLE SRL SLL SRA	RS RS RS RS	Branch on Index Low or Equal Shift Right Single Logical Shift Left Single Logical Shift Right Single	10 7 7	
	87 88 89 8A	BXLE SRL SLL SRA SLA	RS RS RS	Branch on Index Low or Equal Shift Right Single Logical Shift Left Single Logical	10 7 7	
	87 88 89 8A 8B	BXLE SRL SLL SRA SLA SRDL	RS RS RS RS	Branch on Index Low or Equal Shift Right Single Logical Shift Left Single Logical Shift Right Single Shift Left Single Shift Right Double Logical	10 7 7 7 7 7	
	87 88 89 8A 8B 8C	BXLE SRL SLL SRA SLA	RS RS RS RS RS RS	Branch on Index Low or Equal Shift Right Single Logical Shift Left Single Logical Shift Right Single Shift Left Single	10 7 7 7 7 7 11	•
	87 88 89 8A 8B 8C 8D	BXLE SRL SLL SRA SLA SRDL SLDL	RS RS RS RS RS RS	Branch on Index Low or Equal Shift Right Single Logical Shift Left Single Logical Shift Right Single Shift Left Single Shift Right Double Logical Shift Left Double Logical	10 7 7 7 7 11 11	•
	87 88 89 8A 8B 8C 8D 8E	BXLE SRL SLL SRA SLA SRDL SLDL SLDA	RS RS RS RS RS RS RS	Branch on Index Low or Equal Shift Right Single Logical Shift Left Single Logical Shift Right Single Shift Left Single Shift Right Double Logical Shift Left Double Logical Shift Right Double	10 7 7 7 11 11 11	
	87 88 89 8A 8B 8C 8D 8E 8F	BXLE SRL SLL SRA SLA SLDL SLDL SLDA	RS RS RS RS RS RS RS RS	Branch on Index Low or Equal Shift Right Single Logical Shift Left Single Logical Shift Right Single Shift Left Single Shift Right Double Logical Shift Left Double Logical Shift Right Double Shift Left Double	10 7 7 7 7 11 11 11 11	•
	87 88 89 8A 8B 8C 8D 8E 8F	BXLE SRL SLL SRA SLA SLDL SLDL SLDA	RS RS RS RS RS RS RS RS	Branch on Index Low or Equal Shift Right Single Logical Shift Left Single Logical Shift Right Single Shift Left Single Shift Right Double Logical Shift Left Double Logical Shift Right Double Shift Left Double	10 7 7 7 7 11 11 11 11	•
	87 88 89 8A 8B 8C 8D 8E 8F 90	BXLE SRL SLL SRA SLA SRDL SLDL SLDA SLDA STM	RS RS RS RS RS RS RS RS RS RS	Branch on Index Low or Equal Shift Right Single Logical Shift Left Single Logical Shift Right Single Shift Left Single Shift Right Double Logical Shift Left Double Logical Shift Right Double Shift Left Double Shift Left Double Store Multiple	10 7 7 7 11 11 11 11 11 6+2R	•

.

•



DATA PROCESSING DIVISION

		:	PRC	DUCT DESCRI	PTION	
TITLE:	9300 Processor				Number:	Date of Original
IIILE:					S-70021	issue: 10/6/65
					Page:	Revision:
					27	В
	OP Code	Mne- monic	Format	Nam	<u>e</u>	Processor Cycles
	95	. CLI	SI	Compare Logical		6
	96	OI	SI	Or		7
	97	Xl	SI	Exclusive Or		6
	98	LM	RS	Load Multiple	t i i	6+3R
	D1	MVN	SS	Move Numerics		5+5N
	D2	MVC	SS	Move		5+4N
	.D3	MVZ	SS	Move Zones		5+5N
	D4	NC	SS	AND		5+5N
	D5	CLC	SS	Compare Logical		5+5N
	D6	00	SS	OR		5+5N
	D7	XC	SS	Exclusive OR		5+5N
	DC	TR	SS	Translate		5+7N
•	DD	TRT	SS	Translate and T	'est	5+7N
	Fl	MVO	SS	Move with offse	t	5+6N
	F2	PACK	SS	Pack		5+6N
	F3	UNPK	SS	Unpack		5-8N



TITLE:		ಂಗಗೊ	Processor	Number: S-70021	Date of Origina Issue: 10/6/65
÷			110000301	Page: 28	Revision: B
	FLOATI	NG POINT	INSTRUCTIO	<u>NS (OPTIONAL</u>)	
	OP Code	Mne- monic	Format	Name	Processor Cycles
	6A	AD	RX ·	Add Normalized (Long)	27
	2A	ADR	RR	Add Normalized (Long)	24
	7A -	AE	RX	Add Normalized (Short)	14
	ЗА	AER	RR	Add Normalized (Short)	11
	7E	AU	RX	Add Unnormalized (Short)	11
	3E	AUR	RR	Add Unnormalized (Short)	3
	6E	AW	RX	Add Unnormalized (Long)	20
	2E	AWR	.RR	Add Unnormalized (Long)	17
,	69	CD	RX	Compare (Long)	20
	29	CDR	RR	Compare (Long)	17
	79	CE	RX	Compare (Short)	10
	39	CER	RR	Compare (Short)	3
	6D	ממ	RX	Divide (Long)	150
	2D	DDR	RR	Divide (Long)	147
	7D	DE	RX	Divide (Short)	. 30
	3D	DER	RR	Divide (Short)	27
	24	HDR	RR	Halve (Long)	5
	34	HER	RR	Halve (Short)	3
	23	LCDR	RR	Load Complement (Long)	5
	33	LCER	RR	Load Complement (Short)	3
	68	LD	RX	Load (Long)	8
	28	LDR	RR	Load (Long)	5
	78	LE	RX	Load (Short)	6

.



the second

.

A f f Ba kkinger			PRO	DUCT DESCRIPTION		
TITLE:			<u></u>	Number: S-70021	Date of Ori Issue:	ginal /6/65
		9000	Processor	Page:	Revision:	
				29	ne de la companya de	В
	999-999-1475-1499-1499-1499-1499-1499-1499-1499-149	484499494949494949494949494949494949494	##~~##################################			
	OP Code	Mne- monic	<u>Format</u>	Name	Processor Cycle	
	38	LER	RR	Load (Short)	3	
	21	LNDR	RR	Load Negative (Long)	5	
	31	LNER	RR	Load Negative (Short)	3	
1	30	LPER	RR	Load Positive (Short)	3	
	22	LTDR	RR	Load and Test (Long)	5.	
	32	LTER	RR	Load and Test (Short)	3	
	20	LPDR	RR	Load Positive (Long)	5	
	6 C	MD	RX	Multiply (Long)	90	• • •
	2 C	MDR	RR	Multiply (Long)	87	
	7C	ME	RX	Multiply (Short)	28	
	3 <u>C</u>	MER	RR	Multiply (Short)	25	
	6B	SD	RX	Subtract Normalized (Long)	27	
	2B	SDR	RR	Subtract Normalized (Long)	24	
	7B	SE	RX	Subtract Normalized (Short)	14	
	3B	SER	RR	Subtract Normalized (Short)	11	
e e e e e e e e e e e e e e e e e e e	60	STD	RX	Store (Long)	• 8	•
	70	STE	RX	Store (Short)	6	
	7F	SU	RX	Subtract Unnormalized (Short)	11	
	3F	SUR	RR	Subtract Unnormalized (Short)	8	
	6F	SW	RX	Subtract Unnormalized (Long)	20	
	2 F	SWR	RR	Subtract Unnormalized (Long)	17	
	DECIMA	L INSTRUC	TIONS (OPT	IONAL)		
•	FA	AP	SS	Add Decimal	11+6N	
al	F9	CP	SS	Compare Decimal	9+4N	
······································	FD	DP	SS	Divide Decimal		

COM MY CONFIDENCIAL



DATA PROCESSING DIVISION

			PRC	BUCT DESCRI	PTION	
TITLE:		9500 Processor			Number: S-70021	Date of Original Issue: 10/6/65
					Page: 30	Revision: B
	OP Code	Mne- monic	<u>Format</u>	Nam	<u>e</u>	Processor Cycle
	DE	ED	SS	Edit		5÷4N, +4D
	DF	EDMK	SS .	Edit and Mark		5+4N, +4D
	FC	MP	SS	Multiply Decima	1	
	FB	SP	SS	Subtract Decima	1	11+6N
i	F8	ZAP	SS	Zero and Add		5+4N



DATA PROCESSING DIVISION

	PRODUCT DE	PTION			
TITLE:	0500 Decensor	Number: S-70021 Page: 31		Date of Original Issue: 10/6/65	
	9500 Processor			Revision: B	
2.8	Program Status Word (PSW)				
	The PSW groups together many diverse functions of the control section into one program alterable register. Located in the PSW register are the following functions.				
	P Register - This register contain instruction to be rea each time an instruct (jump) is called for	d from ion is	storage. It is in executed unless a	ncremented a branch	
	Program Mask - These bits when clear error interrupts from			arithmetic	

Condition Code - The code is set to reflect conditions, such as zero, <zero, overflow, etc., which result from the execution of many arithmetic, logical, and test instructions. The code can then be used to control program branching.

Instruction Length Code - The length, in bytes, of the current instruction is recorded here.

State Designator - A single bit signifies whether the processor is operating in the supervisor or probelm state.

2.9 Interrupts

Interrupts in the 9500 processor are divided into several specific classes. This division allows the processor to rapidly change its state due to a general condition requiring special action. Within each interrupt class there are many subclasses with each one identified by the status information in PSW or the Channel Status Table.

Upon recognizing an interrupt condition the processor stores the old PSW and procures a new one. A new PSW is assigned a fixed location in main storage for each of the specific interrupt classes. The interrupt classes are:

M COMFIDENT

Machine check Supervisor call Program Page exception I/O (communication subchannel) I/O (standard subchannel)

00



	PRODUCT DESC	RIPTION			
TITLE:		Number: S-70021	Date of Original Issue: 10/6/65		
	9500 Processor	Page: 32	Revision: B		

	• Machine Check Interrupt - This inter- covery from a machine malfunction. S to aid subsequent diagnostic action.				
	• Supervisor Call Interrupt - This intercal instruction is executed. Status vides a link to parameter information	s information in this	s case pro-		
	• Program Interrupt - This interrupt of specification, or use of instruction		improper		
	• Page Exception Interrupt - This interrupt occurs when the processor discovers that an instruction or operand to be used is specified in a page which is not allocated in main storage. This condition is defined by a bit in the Page Descriptor word.				
	 I/O (communication subchannel) Inter- when a communications subchannel I/O response. 				
	• I/O (standard subchannel) Interrupt a standard subchannel I/O device req				
	The 9500 processor utilizes an automatique ung and facilitate the handling of of a single Channel Status Word location Channel Status Table Pointer which point next I/O interrupt status is to be stored at a sautomatically tabled and the I/O by other devices. Separate Table Points subchannels and communications subchannel pointer registers is privileged.	I/O interrupts. The n is eliminated by p ts to the location w ed. Thus I/O interr O interface released ers are provided for	limitation roviding a here the upt status for use standard		
2.10	Fault Detection				
2.10.1	Parity Checking				
	Each 8-bit byte of storage data has an a	essociated bit which	is used to		

Each 8-bit byte of storage data has an associated bit which is used to obtain odd parity for each byte. This parity bit is checked as data is read from storage and is regenerated when data, altered by processing, is written into storage. Parity is also checked on input data from peripheral devices. Parity will be generated for the data received

COME BY CONFIDENTIAL



DATA PROCESSING DIVISION

	PRODUCT [DESCRIPTION		
TITLE:		Number: S-70021	Date of Original Issue: 10/6/65	
	9500 Processor	Page:	Revision:	
		33	В	

from peripheral devices without a parity bit before it is placed in Main Storage. A parity error on data read from Main Storage is considered a peripheral error.

2.10.2 Error Checking

Detection of parity errors and some abnormal processor conditions will cause an interrupt to be generated which, in turn, will cause control to be transferred to a Fixed Storage Location. Abnormal results from arithmetic operations are of interest to the program but are not necessarily errors.

2.11 Simulation Aids

Simulation of other processors will be aided by the extension of the Standard Instruction set to include Load Immediate, Add Immediate, and Permute Instructions. The Permute Instructions allow Storage-To-Register, Register-To-Storage, and Register-To-Register operations with redefinition (mapping) of bit positions during transfer.

The bit-permutation capability eliminates the excessive use of load/shift sequences which are very time consuming. The Load-Add Immediate Instructions allows for fast clearing and incrementation of the general purpose registers.



PRODUCT DESCRIPTION Number: Date of Original TITLE: issue: 10/6/65 S-70021 9500 Processor Page: Revision: . B·· 34 3.0 Configurator Optional Standard Equipment: 16K or 32K 65K Bytes Processor with one MPX I/O Bytes of of Main Channel Main Storage Storage Power Supply (262K) Power Control Maintenance Panel Optional Page-Mapping Optional 32K Bytes Real Time Clock 65K Bytes of Main of Main Options: Storage Storage Decimal Arithmetic (65X) (197K)Floating Point Arithmetic Up to four Selector Optional Octional I/O Channel's 32K Bytes 32K Bytes Simulation Aids of Main of Main. Dayclock Storage Storage (98K) (131K)I/O Section Up to four optional I/O Selector Channels Operator's Type & Feature Numbers Console Basic Processor Up to 16 Con-- 3016-00 60 CPS I/0 3016-01 50 CPS troller Devices Line Decimal Arithmetic Terminal F0942-00 Controllers Floating Point Arithmetic Up to 8 F0941-00 Std. Subchannels lst or 3rd Selector Channel F0938-00 Up to Up to 16 2nd or 4th Selector Channel Con-128 I/0 F0938-01 troller Comm_ Devices Day Clock Devices F0939-00 Simulation Aids F0940-00

COLLEY CONFIDENTIA

the second



DATA PROCESSING DIVISION

	PRODUCT DE	SCRIPTION	
TITLE:	9500 Processor	Number: S-70021	Date of Original Issue: 10/6/65
•	7000 110025501	Page: 35	Revision: B
3.1	Standard Configuration (without main The minimum 9500 Processor configura		
	• Cabinet with processor, power		panel
•	• Operators console with desk t	teletypewriter and keybo	ard
:	• One I/O channel (MPX)		
	See Product Description S-70022 for	Main Storage details.	
3.2	Optional Features		1
	\circ lst I/O channel (Selector)		
`	• 2nd I/O channel (Selector)		
	o 3rd I/O channel (Selector)		
	o 4th I/O channel (Selector)		
	• Dayclock		
• •/	• Floating Point Arithmetic		3
	• Decimal Arithmetic		
	 Simulation Aids 		
	•	•	

OF A STREET AND A ST

.

Para Artes



4.0

COMPANY CONFIDENTIAL

DATA PROCESSING DIVISION

		PRODUCT DESC	RIPTION	
r an	TITLE:		Number: S-70021	Date of Original Issue: 10/6/65
	9500 Pro	cessor	Page: 36	Revision:

Operator Controls and Indicators

An Operator's Console will be supplied with the CPU as standard equipment. The console will contain all the controls necessary for the execution of programs and a typewriter-keyboard for operator communication with the CPU. See Operator's Console Product Description S-70023 for details.

A maintenance panel located in the Central Computer cabinet will be provided. This panel will contain the operator bootstrap controls and such trouble shooting aids as rate controls and flip-flop displays. The actual display lights and switches will be mounted on the PC cards which are plugged into the main logic deck.



DATA PROCESSING DIVISION


	PRODUCT DE	SCRIPTION	
TITLE:	9500 Processor	Number: S-70021	Date of Original Issue: .10/6/65
		Page: 37	Revision: B

5.0 Physical Characteristics

The UNIVAC 9500 Computer is packaged according to the new UNIVAC Packaging System-II, or UPS-II. The 9500 Computer is composed of a central computer cabinet, a memory cabinet, and an operator's console. Both of these cabinets measure 64 inches in height, 48 inches in width, and 24 inches in depth.

5.1 Installation

Below is a sketch showing a cabinet configuration of the CPU.



Operator's Console

Drawing 4099834 shows the cable access and air intake openings for the central computer cabinet, memory cabinet and operator's console.

The physical characteristics; height, weight, depth, floor loading, and the clearances needed to make each unit accessible for operation and maintenance are as follows:



PRODUCT DESCRIPTIONTITLE:Date of Original9500 ProcessorS-70021Date of Original9500 ProcessorS-70021Issue:
10/6/65Page:Revision:
38B

\$

Physical Characteristics

	Operator's Console	Central Computer Cabinet	Memory Cabinet
Height	40 in.	64 in.	64 in.
Width	58 in.	48 in.	48 in.
Depth	33 in.	24 in.	24 in.
Weight	300 lbs.	600 lbs.	600 lbs.
Floor Loading	24 lbs./ sq. ft.	75 lbs./ sq. ft.	75 lbs./ sq. ft.
Clearance	72 in. all sides	72 in. front none to side	

5.2 <u>Cooling</u> -

Cooling air is drawn into the cabinets either from the false floor or from the room. The heat is exhausted into the room.

Heat Dissipation and Cooling Requirements

	Operator's Console	Central Computer Cabinet	Memory Cabinet
Heat Dissipation (BTU/hr.)	N.A.	7,700	3,400
Cooling Require- ments (CFM)	N.A.	940	500@60 CPS 400@50 CPS



DATA PROCESSING DIVISION

	28	ODUCT DESI	CRIPTION	
	TITLE:		Number:	Date of Original
	9500 Processor		S-70021	Date of Original issue: 10/6/65
	7005 11005001		Page:	Revision:
			39	В

5.3 Power

The 9500 processor will be required to use one of the following five power systems, depending on which is available at the particular site. See Environmental Specification P-20050, Revision D.

Input Power Requirements CPU and Memory

	,			
System	Voltage	Phase	Freq (CPS)	Service
1.	120/208	1	60	3 Wire
2.	120/240	1	60	3 Wire
3.	220	1	50	. 2 Wire
4.	230	1	50	2 Wire
5.	240	1	50	2 Wire

5.4 <u>Cables</u>

Cables will enter the cabinets via a false floor; however, provisions for floor raceways will be provided for those installations not able to utilize a false floor. Cables between the Processor and Memory units will be routed within the cabinets.

A cable schedule will be provided.



DATA PROCESSING DIVISION

PRODUCT DESCRIPTION						
TITLE:	9500 Processor	Number: S-70021	Date of Original Issue: 10/6/65			
	/000 120003801	Page: 40	Revision: B			
6.0	Interface					
	See Interface Product Specification P-100	046.				
7.0	Maintainability					
	The processor will be designed to facili- conform to the general maintainability re System Product Description (S-70020).					
 7.1 <u>Electronic and Logical Considerations</u> A sufficient amount of indicators, test points and switches will be pro- vided to perform the maintenance functions. 						
· · ·	A number of special hardware aids will be detection and isolation. These will incl		n malfunction			
	 Flip-flop set and clear capability 	7.				
en Gernig - London Groenen e •,	• A phase step mode of operation whith that the results will be as close speed operation.					
	The equipment shall be designed to necess variety of field spare parts.	sitate a minimum qua	antity and			
	Electrical adjustments shall be such that making the same adjustments can obtain the					

Electrical adjustments shall be such that any number of Field Engineers making the same adjustments can obtain the same result. Adjustments shall be kept to a minimum. A scope may be necessary to perform some adjustments. A scope will be a requirement for maintaining the systems.

7.2 Mechanical Considerations

Regularly scheduled preventive maintenance will not be required. Adjustments will be minimal.



DATA PROCESSING DIVISION

	PRODUCT DESC		Kentersee	
TITLE:			Number:	Date of Original
•	9500 Processor		S-70021	10/6/65
			Page:	Revision:
			41	B
7.3	Documentation			
	The following documents should accompany	y a	computer to its	site.
		1.1		
· .	• Functional Schematic Diagrams			
•	Memory Unit		•	
	9500 Processor 9500 PC Card Schematics			
	• Maintenance Handbooks			· · ·
	9500 Processor	•		
	9500 Core Memory			
	9500 Operator's Console			
				•
	• Test Programs			
•	Command and Arithmetic Memory			
· ·	Control Register Input/Output			
анан аралы Аларын аралы Аларын аралы	Console	et the second		
	• Shipping Specifications			
	Operator's Console Central Computer Wired			
	Memory Final Assembly			

COMPARY CONFIDENT



DATA PROCESSING DIVISION

,

	PRODUCT DESCRIPTION					
TITLE:	9500 Processor		Number: S-70021	Date of Original Issue: 10/6/65		
and an an and a second a	7000 110003501	•	Page: 42	Revision: B		
0.0	Quality					
8.0	<u>Quality</u> Does not apply.	۰ ۲۰۰۰ ۲۰۰۰ ۲۰۰۰ ۲۰۰۰				
and a first of the second s		•				
.9.0	Environment					
	 Specification, P-20050, Rev. D. Actual Testing under operating conditions shall be performed for temperature, RFI emanation, audible noise, line voltage variations, and for U.L. examination for listing to insure compliance. For other requirements an analytical evaluation shall be required. The 9500 Processor shall be designed using Emanation Control HGP 0001 and other applicable specifications and standards as design guides. It is not mandatory that this product meet FS222. Design characteristics of FS222 which can be incorporated at no significant increase in cost to the program will be included in the equipment design. The techniques to be implemented, and method of implementation, shall be determined with the guidance of the local Radiation Control Section. If FS222 compliance is deemed mandatory at a later date a new Product Description and Project Plan is to be initiated. 					
	р. к. т	e na se				
	•					

٠

٠



PRODUCT DESCRIPTIONTITLE:Date of Original
Issue:
10/6/659500 PROCESSORS-70021Date of Original
Issue:
10/6/6543B

Revision B:

Specification completely rewritten and expanded to incorporate current information, e.g. paging mechanism. May 13, 1966.

COMPANY CONFIDENTIAL

÷ . .