System Monitor Board II

User's Manual

Manual Revision 0 Sept. 26, 1979

Computer Design Labs 342 Columbus Ave. Trenton, N. J. 08629

Copyright (c) 1979 by Computer Design Labs

Table of Contents

| I. | Inti | roductionl |
|------|------|--|
| II. | Feat | tures2 |
| 111. | Ove | rlay Drawing3 |
| IV. | Use | r Guide4 |
| | A. | Switch Settings4 |
| | | I/O Default Switch (SW1)4 Jump Address Switch (SW2)4 Cassette Options & Protect Switches (SW3).5 |
| | В. | VDB Set Up6 |
| | c. | Baud Rate Selection |
| | D. | Memory Addressing7 |
| | E. | ROM & ROM Options10 |
| | F. | RAM11 |
| | G. | Extended Memory Addressing Options11 |
| | H. | I/O Port Addressing11 |
| | I. | I/O Byte (Second Parallel Port) J212 |
| | J. | TTY 20ma/EIA Option12 |
| | ĸ. | Vectored Interrupt Options12 |

Page

| | L. | Wait State Options & MWRITE Generation13 |
|-----|-----|--|
| | Μ. | SMEMR Clamp13 |
| | N. | Audio Cassette Connector13 |
| | 0. | Ribbon Cable Connector (J1)14 |
| | | 1. Connection of Ribbon Cable15-18 |
| ۷. | Fun | ctional Description of SMB219 |
| | A. | Introduction19 |
| | В. | Bus Interface19 |
| | c. | ROM/EPROM Memories20 |
| | D. | Static RAM21 |
| | E. | Parallel Port21 |
| | F. | Serial Ports21 |
| | G. | Cassette Interface22 |
| | H. | Jump On Reset and Sense Switches23 |
| VI. | Sof | tware Documentation & Listings |
| | A. | 1K Extension ROM25 |
| | | TDL VDB Driver Software |
| | Β. | Cassette Interface |

C. Extension Routines for SMB2

VII. Parts List

VIII. Schematics

I. Introduction

The System Monitor Board, SMB2, is designed to be used with the Technical Design Labs Z-80 CPU board (the ZPU) or any other compatible Z-80 CPU which operates in the S-100 bus.

The SMB2 is a ROM/RAM/I-O cassette board. It has space for 3 ROM's and 2K of RAM. There are 2 serial ports with EIA Interface (1 optional 20ma), and CDL's audio cassette interface. The SMB2 also contains the circuitry necessary to cause the processor to Jump to any 256 byte boundary on RESET, to generate the MWRITE signal on bus pin 68 in those mainframes that lack this circuitry, and a wait state circuit that will allow TDL's ZPU to access it's memory at 4Mhz. There are jumper options which will allow the user to change (within reason) the memory and I/O addresses that the SMB2 will decode. One ROM socket is set up for a 2K masked ROM (Zapple) and can be changed to work with a 2716. The other 2 ROM sockets are set up for 2708's and may be changed to work with 2716's. To put more than 5K of ROM on the board is possible but not recommended.

II. Features

Supports 2-2708 EPROMs, 1 included Regulators on all supply voltages More reliable cassette 1200/2400 baud cassette operation Jump to any page in memory on Reset Expanded Zapple Monitor, with VDB driver



IV. User Guide

In the following sections please refer to the overlay drawing on the preceding page, which shows the areas being discussed. Before plugging the board into your system, the following considerations must be observed to achieve any degree of success.

A. Switch Settings

1. I/O Default Switch (SW1)

This switch is accessible to the computer by inputting from either ports 7A or 7B hex. The remainder of this text will discuss the switch as used by the Zapple Monitor program.

The I/O switch on the SMB2 is shipped set to the TTY. This setting configuration is all toggle switches OFF (bottom part of switch depressed). The 4 logical devices (i.e. LPR-lineprinter, PUN-punch, RDR-reader, CON-console) are assigned as the TTY.

If you want to configure your system for Video <CRT>, the switch configuration would be 01000001. Toggle switch positions, going from left to right, 2 and 8 should be toggled ON (top part of switch depressed). (Note this switch is installed right side up with S1 on the LEFT and S8 on the RIGHT).

If you want to configure your system for the VDB, see Section^{*}B. on VDB Set Up.

Please note that assignment of the I/O device to one of the logical devices as is done by the 8-bit dip switch can also be accomplished under software control by using the ASSIGN command of the monitor's operating system. See the Zapple Monitor manual.

2. Jump Address Switch (SW2)

Upon a RESET of the system a jump to any 256 byte boundary in memory will occur depending on the switch settings of SW2. The SMB2 is set to jump to F000, which is the location of the Zapple Monitor. The setting configuration for SW2 is 11110000, which means the four left-most toggle switches are toggled ON (top part of switch pushed in).

You may set this switch to any 256 byte location. For example, if you wanted to have your system RESET to jump to the location at which BASIC resides, say at 0C000H, SW2 should be toggled in as follows: 11000000. If you wish to disable the jump, just set the switch for 0000 : 00000000 (All bottom buttons pushed in).

3. Cassette Options & Protect Switches (SW3)

The left-most position (S1) <u>labeled "LV" stands for</u> level and should be toggled ON. S1 controls the level of the signal sent to the tape recorder. If you are using a microphone (MIC) input, then the signal should be low, and the bottom button of S1 should be pushed in (OFF). If you are using the auxiliary (AUX) input, then the signal should be high, and the top button of S1 should be pushed in (ON).

The next position (S2) labeled "BR" for baud rate should be OFF. The next two positions, S3 and S4, labeled "IP" and "OP" stand for Input Polarity and Output Polarity respectively. S3 labeled "IP" causes the data coming into the interface to be inverted. S4 causes an inversion of the data sent to the cassette, and should be adjusted so as to allow the writing of a standard cassette. Once you have adjusted S3 to allow the playback of TDL pre-recorded tapes, then adjust S4 so that the tapes that you record can be played back without changing S3. If you change tape recorders, you may have to go through the procedure again. If a particular cassette recorder has an odd number of inverting audio stages in its input circuit, the data recorded on the tape will be inverted. If the number of inverting audio stages in its output is odd, the data will appear inverted from what was recorded on the tape. Thus two conditions exist. One in which the data is either inverted or not on RECORD. And the other in which the data is either inverted or not on PLAYBACK. When recording a tape and playing it back on the same unit, it is a simple matter to determine the position of the invert switch. It will be the same for all such recordings. However, when playing back tapes recorded on another unit, the switch should be tried in the opposite position if the recording unit did not have the same inversion as yours. Trial and error will find the correct setting quickly.

Switches labeled "R1" and "R2" protect RAM memory. "R1" protects RAM1 and "R2" protects RAM2. Depressing the top half of the toggle switches positions S5 and S6, unprotects the RAM memory while depressing the bottom half causes it to be protected. Both RAM segments should be unprotected so it can be written into as well as read from.

The remaining toggle switches labeled "24" and "12" are for the baud rate the cassette is running under. Depress the top half of the switch designating the correct baud rate. The default setting is 1200 baud. TDL tapes are recorded at 1200 baud. Remember that turning on both switches at the same time will upset the baud rate generator and may prevent the proper operation of the 2 serial ports.

B. VDB Set Up

The VDB driver may be used as both the "LIST" device (AL=U) or as the console output. When used as console output, the parallel port on the VDB becomes the console input. This assumes that the user has a parallel keyboard hooked up to the VDB (as per the VDB manual), and a CRT hooked to the Video output of the VDB. You are able to initialize the system using the aforementioned configuration by setting the "LIST" device to "USER" on the I/O initialization switches (SW1), and setting the console switches to "BATCH" mode. Providing that both conditions have been set-up, the system will sign-on to the VDB. Note, you must have the R2 Ram protect switch in the unprotect mode (i.e. top button pushed in.)

Normal Batch operation has been preserved, providing that the "LIST" device is not set to "USER" on the I/O initialization switches. Once Zapple has signed on, you may re-define the List device to something other than USER with no ill effects. It is the setting of the I/O initialization switches (port 7AH), not the I/O Byte (port 76H) that determines the VDB as the console. Note that the I/O Byte is modified after sign-on to reflect that the console is the USER, and not the Batch mode. (See table below)

For a better understanding, see the software listings of the lK Extension ROM.

I/O Init. Switch

Operation

| 11xxxx10 | VDB=CONSOLE | |
|----------------|-----------------------------|------------|
| 00xxxx10 | Batch Mode (READER=CONSOLE) | |
| 01xxxx10 | 18 18 18 18 | |
| 10xxxx10 | 88 18 88 88 | |
| xxxxxx00 | TTY=CONSOLE | 1 91 |
| xxxxxx01 | CRT-CONSOLE initial setu | o by Steve |
| x xx x x x 1 1 | USER DEFINED CONSOLE | ` . |

C. Baud Rate Selection

Depending on the particular device you are using, a baud rate must be set. For a TTY (Teletype), (designated CLKT on the silk screen), running at 110 baud, connect a jumper between CLKT terminal and 110 baud rate terminal. See the overlay drawing labeled BAUD RATE SELECTION to determine location of jumpers. For Video <CRT> use at 9600 baud connect a jumper between CLKV terminal and 9600 baud rate pin designation. The TTY at 110 and Video at 9600 baud are the default settings. The available baud rates are labeled from left to right 9600, 4800, 2400, 1200, 600, 300 and 110. See the diagram below.

Dau



D. Memory Addressing

The SMB2 standard memory addressing is configured for a lK RAM, 2K Zapple ROM and lK Extension EPROM system. In the standard factory configuration the jumpers are connected so ROM 1 is Zapple at OFOOOH -OF7FFH, ROM 2 is 1K Extension at OF800H - OFBFFH and RAM 2 at OFCOOH - OFFFFH.

1. I/O Set Up

The board is supplied at the TDL standard I/O block 70H. This may be altered if desired to allow more than one SMB2 in the system at the same time. Remember, however, that the 2K Masked ROM program was designed to use ONLY the 70H I/O block and execute at FOOOH. The 4K Memory Address Decoder, 74LS138's, designated U22 and U23 together form a 4-bit decoder which decodes 1 of the 16 4-K blocks in the machine by looking at address bits Al2 through Al5. This circuit also has a possible input from the Extended Memory Circuitry. The 74LS139 chip, a dual 2-bit decoder, designated by U24, performs a 2K select and a 1K select. The 1K Decoder looks at Bits 10 and 11 and selects 1K block addresses which yield 4 possible combinations. The 2K Decoder looks at Bit 11 and selects 2K block addresses which yield 2 possible combinations. Please study the diagram on the next page. I/O SET UP







The following pages show the available jumpers, the Standard Jumper Configuration and a Memory Map describing the system's boundaries, plus two examples of other jumper configurations. DECODING





| RAM I is I | K | RAM U7 + U9 |
|------------|---|--------------------|
| RAM2 is 1 | K | RAM U6+U8 |
| ROM I is 2 | K | ZAPPLE Rom UI |
| ROM2 is I | K | Extension EPROM U2 |
| ROM3 is I | K | Extension EPROM U3 |



RAM2 is RAM at ØFCØØH-ØFFFFH. ROM I is ZAPPLE at ØFØØØH — ØF7FFH. ROM 2 is IK Extension at ØF800H-ØFBFFH.

System Monitor Board II Memory Map

| TOP OF MEMORY | I I USER WORKSPACE | - OFFFF I I I I I |
|---------------|---|--|
| | I | I - OFD80H I |
| | I BUFFERED CASSETTE BUFFERS | - I - 0FC <u>7</u> 4н |
| | I VDB SCROLL BUFFER | I - OFC24H |
| - | I EXTENDED USER JUMP VECTORS | I |
| START OF RAM | I I I ONE-K EXTENSION ROUTINES I I | - OFCOOH I I I I I I I I I I I I I I I I I I |
| START OF ROM | I I I I ZAPPLE TWO-K MASKED ROM I I I I I | - OF800H I I I I I I I I I I I I I I I I I I |
| START OF SMB2 | I I I I I I TOP OF SYSTEM MEMORY IN | - 0F000H I I I I |
| | I (60-K CONTIGUOUS) I I I I I | I P CE 6000 H I Reserved I I I I I |
| • | I I TRANSIENT PROGRAM AREA I | I I I - 0100H |
| | - | I I |
| | I | - 0038H I |
| MEMORY BOTTOM | | - 0000H |



RAM I is RAM at ØF8ØØH-ØFBFFH ØFCØØH-ØFFFFH RAM 2 is RAM at ROM I is ZAPPLE at ØFØØØH-ØF7FFH



RAM I is RAM at 0400H-07FFH RAM 2 is RAM at 0800H-0BFFH ROM I is ZAPPLE at ØFØØØH-ØF7FFH ROM 2 is ROM at 0000H-03FFH

E. ROM and ROM Options

The SMB2 is factory shipped with 2K Zapple ROM and 1K Extension EPROM. The chips used are a MOSTEK MK34038N or equivalent Mask ROM in Ul socket position on the board (ROM1) and an INTEL 2708 UV erasable 1024x8 ROM in U2 socket position on the board (ROM2). The MK34038 is a 16K bit, 2K byte ROM which contains the Zapple Monitor. ROM sockets 2 and 3 are configured to accept either a 2708, (1Kx8) or a 2716 (2Kx8) ROM.

The ROM option jumpers allow a user to configure any or all 3 sockets for 2716 EPROMs. A 2716 is a 16K bit, 2K byte EPROM. The ROM options involved when inserting 2716 chips deal with jumpering pins 18, 19, 20 and 21 to agree with their specific requirements. Please note that there are marked differences when inserting an INTEL 2716 and a TI2716. The voltages are different and if not jumpered correctly may cause the destruction of the chip.

The figures diagrammed for you on the following pages show the standard jumper configuration, and the jumpers needed to convert your board to use with two INTEL 2716 chips and TI2716 chips respectively. Note that traces have to be cut from the standard configuration to allow 2716 usage.



Jumpers as shown are standard configuration





(require 2K address select CS-)



Jumpers as shown are configured for use with two TI 2716 EPROMS (require 2K address select CS-) F. RAM

RAM is provided in socket positions U6 and U8 by 2 INTEL 2114s. RAM occupies 1K of memory from OFCOOH to OFFFFH. The first section includes Extended User Jump Vectors, the next section includes the VDB Scroll buffer, followed by the Buffered Cassette Buffers. The area from OFD80H to OFFFFH is reserved for the user as workspace. (See Standard Memory Map diagram in section D.) Memory Addressing shows RAM and it's reference to the system. (See software listings contained elsewhere in this manual).

G. Extended Memory Addressing Options

The SMB2, when enabled decodes extended memory addresses, lines A16-A19. If these lines are not used in the system, the BANK select jumper is connected to ground (GND), as it is per the factory. The Extended Memory Addressing Option will be further developed with the introduction of forthcoming TDL products.

H. I/O Port Addressing

Ul8 on the SMB2 is a Motorola or equivalent 6820 PIA (Peripheral Interface Adapter) that contains two parallel I/O ports. One of these is used by the operating system to specify the I/O device currently being used.

Port Assignments

The devices are assigned to ports on the System Monitor Card in the following manner:

| DEVICE | STATUS/CONTROL | DATA |
|---------------------|----------------|------|
| Teletype (serial) | 70 | 71 |
| Video/CRT(serial) | 72 | 73 |
| Cassette | 74 | 75 |
| Parallel Port (User | ·) 79 | 78 |
| I/O Byte | 77* | 76* |
| Sense Switch | 7A | 7B |
| Unused | 7C,7D,7E,7F | |

* Note: Ports 76 and 77 are used internally for operation of the monitor.

The Motorola Data Sheets are included in APPENDIX

the MC6820 chip. Also see I/O Set Up in section D.

I. I/O Byte (Second Parallel Port)

The I/O Byte (second parallel port) is used by Zapple for the storage of the I/O Byte and thus is not available to the user as a second parallel port. If the user were to remove the Zapple ROM chip and create his own monitor, the second parallel port would, of course, be available to him for whatever he desires. As an input port, a keyboard, high speed paper tape reader, or other device can be used. As an output port, a high speed paper tape punch, line printer, etc. can be used. In order to use it, however, it must be set up with the proper software.

J. TTY 20ma/EIA Option

Your TTY runs at either 20ma Current Loop or at RS232. A jumper is provided on the SMB2 and must be set before your board will operate. Observe the drawing below:





0 RS232

K. Vectored Interrupt Options

The SMB2 generates interrupts from the PIA and 3 ACIAs. These interrupts are buffered and may be connected to any of the 8 interrupt lines. However, note that the masked ROM Zapple does not use interrupts for its operation. L. Wait State Options and MWRITE Generation

The SMB2 can cause single wait states to any cycle if the PRDY jumper is installed. The Wait State is necessary if the system is running at 4Mhz.

The board generates the MWRITE signal equal to PWR.SOUT- and drives it with a buffered driver. This connection should be included if MWRITE is not generated elsewhere in the system. (Usually a front-panel generated signal.)

M. SMEMR Clamp

The SMEMR clamp must be included for the Jump On Reset. It is factory jumpered as standard.

Note: If used with the original TDL ZPU board, pin 15 of U33 (74LS175) must be bent out of its socket pin. This is required because PSYNC is high before a RESET is released.

N. Audio Cassette Connector

The SMB2 provides a cassette connector, plus a plug adaptor. See the diagram below:



R stands for Record (write).

0. Ribbon Cable Connector

If you have already purchased the Interface One, the ribbon cable is properly terminated on the back of the mainframe. (see the diagram of connector.) If not you must attach the twenty six (26) wires in the ribbon cable to their proper destinations. The pin assignments for the SMB2 connector are as follows:

Pin Signal

1 TTY CTS (Clear to Send) 2 Video CTS (Clear to Send) 3 CAS RTS (Request to Send) 4 B Output Pulse 5 TTY RTS (Request to Send) 6 Ground ! Not Used 7 Video RTS (Request to Send) 8 TTY 20 MA Out 9 Video RS232 Out TTY 20 MA In 10 11 TTY RS232 Out 12 Not Used 5V 13 TTY RS232 In 14 -12 Volts 15 Video RS232 In 16 GND (Ground) 17 PIA Handshake CB2 18 PIA Handshake CB1 ·19 PIA Data PB7 20 PIA Data PB6 21 PIA Data PB5 22 PIA Data PB4 23 PIA Data PB3 24 PIA Data PB2 25 PIA Data PB1 26 PIA Data PBO

1. Connection of Ribbon Cable

TTY RS232:

Using the standard EIA 25 pin connector which should be wired to the proper places on the TTY, the following connections should be made:

| TTY (DB25) | SMB (J1)* |
|--|-------------------------------|
| Frame Ground | 16 Ground |
| 2 Transmit 🛶 🍉 | 13 TTY Input RS232 |
| 3 Receive 🛥 | 11 TTY Output RS232 |
| F4 Request to Send | -10 TTY 20ma IN |
| L5 Clear to Send | -14 minus (-) 12 volts |
| -6 Data Set Ready | 8 TTY 20ma OUT |
| -7 Signal Ground -8 Rec'd Line Detect | * Jl on the SMB is the blue |
| -8 Rec'd Line Detect | Ansley ribbon cable connector |
| L20 Data Terminal | at the top middle of the |
| Ready | board. |

TTY RS232 Checklist:

Make the following connections on the 25 pin RS232 connector (DB25) going to your TTY.

- (~) Connect a jumper between pin 4, Request to Send, and pin 5, Clear to Send.
- Connect a jumper between pin 6, Data Set Ready, pin 8, Received Line Signal Dectect, and pin 20, Data Terminal Ready.
- () Connect a jumper between pin 1, Frame Ground, and pin 7, Signal Ground.

Make the following connections on the SMB's Jl-- the blue Ansley ribbon cable connector at the top right of the board.

() Connect 20ma/EIA option jumper to EIA.

All and a second

Make the following connections between the DB25 connector and Jl on the SMB.

- (v) Connect pin 1 of the DB25 to pin 16 of J1.
- () Connect pin 2, Transmit, of the DB25 to pin 13, TTY RS232 IN, of Jl.
- () Connect pin 3, Receive, of the DB25 to pin 11, TTY RS232 OUT, of J1.

TTY 20ma Current Loop:

Connection to the TTY's current loop can be made at either the Terminal Strip (TS) or J2. Note: In this reference, J1 refers to the jack on the SMB and J2 refers to the jack on the TTY. Follow this procedure:

- () Connect pin 8 of J1 to either pin 7 of TS or pin 8 of J2.
- () Connect pin 10 of J1 to either pin 4 of TS or pin 6 of J2.
- () Connect pin 14 of J1 to either pins 3 and 6 of TS or pins 5 and 7 of J2.
- () Connect 20ma/EIA option jumper to 20ma.

CONVERTING A TELETYPE TERMINAL FROM HALF- TO FULL-DUPLEX OPERATION

To convert a Teletype terminal connected for half-duplex operation to full-duplex operation, the following modifications should be made.

- 1. Locate the black terminal strip in the back of the data terminal. See Fig. 5a.
- 2. Move the brown/yellow and white/blue wires from pins 3 and 4 to pin 5.

CONVERTING A TELETYPE TERMINAL FROM 60-ma to 20-ma OPERATION

To convert a Teletype terminal connected for 60-ma operation to 20-ma operation, the following modifications should be made.

- 1. Locate the black terminal strip in the back of the data terminal. See Fig. 5
- 2. Move the violet wire from pin 8 to pin 9.
- 3. Move the blue wire connected to the current source resistor (a flat green resistor having four tabs located to the right of the keyboard) from the 750-ohm tab to the 1450-ohm tab.





Video:

You may connect either a TTY or a CRT terminal to the "Video" port, however, a CRT terminal is usally connected. The connections are very similar to the TTY connections. Refer to the TTY section for any abbreviations used here without explanation. The explanations are not repeated.

- (c) Make the same 3 jumper connections on the DB 25 as described for the TTY (i.e. - 4 to 5, 6 to 8 and 20, and 1 to 7).
- (~) Connect pin 1 of DB 25 to pin 16 of J1.
- (v) Connect pin 2, Transmit, of DB 25 to pin 15, VIDEO RS232 IN, of Jl.
- (~) Connect pin 3, Receive, of DB 25 to pin 9, VIDEO RS232
 OUT, of J1.

Note: The Video port does NOT have a 20ma option.

Cassette:

At the top of the SMB, left-hand side of board, there are three connection points. The far left of these is "R" for Record (write). The center one is "GND" for ground. And the right one is "P" for Play (read). The following is the connection procedure:

- () Connect the shields of two shielded audio cables together and then connect them to the center ("GND") terminal.
- () Connect the center wire of the one going to the recorder's input to the left terminal ("R").
- () Connect the center wire of the cable coming from the recorder's output to the right terminal ("P").

Parallel Port:

See the schematic for the pin designations on Jl which pertain to the parallel port. They are labelled "PB" for the port's data bits and "CB" for the port's control bits. V. Functional Description of SMB2

A. Introduction

The System Monitor Board, SMB2, is a flexible multi-function board which provides a variety of features commonly required in microcomputer systems. The SMB2 includes:

- 1. Zapple monitor in 2K masked ROM
- 2. 2 EPROM sockets (one 2708 1K EPROM is included)
- 3. 2K static RAM (only lK included)
- 4. Parallel 8-bit port (PIA)
- 5. 2 serial RS-232 ports (ACIA) (20ma current loop interface is available on one port.)
- 6. Cassette Interface
- 7. Jump-On-Reset to any 256 byte boundary
- 8. 8-bit switch register

B. Bus Interface

An internal tristate 8-bit data bus (D0-D7) interconnects the functional units on the SMB2. This bus is connected to the S-100 data-out (D00-D07) and data-in (DIO-DI7) buses through 74LS244 octal tristate buffers (U13 and U14). The internal data bus drives the DI bus when the processor inputs data from the SMB2. The enable signal (ENOUT- at U34 pin 3) is generated when the board is selected (SMB) and the processor does a memory read operation (SMEMR) or an input operation (SINP). The Jump-On-Reset circuit also enables the board outputs. The internal data bus is driven by the DO bus whenever the processor transfers data to the SMB2. This enable signal (ENIN- at U30 pin 11) is generated for all memory write operations (MWRITE) and output operations (SOUT), regardless of the board select. However, this will have no effect on the SMB2 unless one of its functions is selected.

The SMB2 contains both memory and input/output interfaces. These are addressed independently. The extended memory address lines (A16-A19) are decoded by the 74LS138 at U32. A19 is decoded by a jumper connection to either an inverting (A19=0) or a non-inverting (A19=1) enable input. A16-A18 select one of eight outputs which can be jumpered to the active-low bank enable signal (BANK-). BANK- must be jumpered to ground if extended addressing is not used.

Memory is addressed only when no input/output (IOP=SINP+SOUT) operation is in progress. Al2-Al5 are decoded by 74LS138's at U22 and U23. Each output corresponds to one 4K address block. These blocks are subdivided into 1K and 2K address blocks by the 74LS139, U24. These signals are attached to the chip enable inputs of the appropriate memory units. (See also the detailed description in the ROM and RAM sections.) Address lines AO-All are buffered by 74LS244's at U19 and U20. The buffered address lines address bytes within each semiconductor memory.

The SMB2 responds to a block of 12 input/output addresses. During input/output operations, the 74LS138 at U15 decodes A4-A7 to select a block of 16 addresses. The decoder is disabled when A2=A3=1 to limit each block to 12 addresses. The SEL- jumper selects which block enables the board. However, the software in the Zapple ROM requires that addresses 70-7B be used. Input/output address assignments are: (Addresses in hexadecimal)

70,71 Serial port (TTY- "teletype")
72,73 Serial prot (VID- "video terminal")
74,75 Cassette serial port (CAS-)
76,77,78,79 Parallel interface port (PIA-)
7A or 7B Switch register input (SWIT-)

When either memory or an input/output port is selected, the board select signal (SMB at U21 pin 8) is true.

C. ROM/EPROM Memories

The SMB2 layout includes sockets for three ROMs (Read-Only-Memory) or EPROMs (Erasable-Programmable-Read-Only-Memory). A wide variety of standard memory chips have similar pinouts in a 24 pin package. Pins 18, 19, 20 and 21 vary, as shown below:

| | | | | Pin 18 | Pin 19 | Pin 20 | Pin 21 |
|-------|-------|---------------|-------|-----------|---------------|--------|----------|
| INTEL | 2708 | 1K x 8 | EPROM | gnd(PRGM) | +1 2v | CS- | -5v |
| TI | 2716 | 2Kx8 | EPROM | CS-(PRGM) | +1 2 v | A10 | -5v |
| INTEL | 2716 | 2K x 8 | EPROM | CS-(PRGM) | A10 | OE- | +5v(Vpp) |
| TI | 2532 | 4K x 8 | EPROM | A11 | A10 | CS- | +5v(Vpp) |
| MOS | 34000 | 2Kx8 | ROM | CS-(gnd) | A10 | CS- | CS-(gnd) |
| MOS | 32000 | 4K x8 | ROM | A11 | A10 | CS- | CS-(gnd) |
| MOS | 36000 | 8K x8 | ROM | A11 | A10 | CS- | A12 |

CAUTION: INTEL 2716 and TI 2716 are very different parts, electrically. CS- indicates the chip select pin which enables the memory when at logic 0. When this pin is high (logic 1), the memory chip is disabled and its outputs are in the high-impedance tri-state condition. When several CS- lines are indicated, all must be low to enable the memory. (Some ROM chips may have high true enables.) Additional CS- lines should be grounded or tied to an address line to aid in decoding.

AlO, All, and Al2 indicate high order address lines. +12v, -5v, and +5v indicate power supply connections. PRGM and Vpp indicate pins on EPROMs which are used when the device is programmed. The SMB2 cannot program EPROMs.

Standard configuration includes the Zapple Monitor program in a 2Kx8 mask-programmed ROM and a 2708 EPROM programmed with the device driver for the VDB (Video Display Board). The power supply and address line connections required for these devices are part of the printed circuit etching. These traces must be cut if other devices are used. Plated-thru holes are provided to allow neat reconnection for the desired devices.

D. Static RAM

2114 Sockets for four static RAMs (Random-Access-Memories, read-write) provide two 1Kx8 memory blocks. Select RAM1- enables memories at U7 and U9; select RAM2- enables memories at U6 and U8. (Standard configuration includes memories at U6 and U8 only). The two blocks are driven by separate lK enables from the address decoders. The contents of the memory may be protected from accidental alteration by opening the write-protect switches on the WR- write pulse line. Memory is lost anytime power is OFF; these switches must be closed in order to store data into the RAM.

E. Parallel Port

A Motorola 6821 Parallel Interface Adapter circuit (PIA) provides two 8-bit parallel input/output ports. The Zapple monitor uses port A to store the I/O byte, precluding its use for input/output. If Zapple is not used, a connector may be installed in the J2 connector holes. Port B is connected to J1.

F. Serial Ports

Two serial ports are implemented using Motorola 6850 Asychronous Communication Interface Adapter circuits (ACIA). These ports are labeled teletype (TTYat UlO) and video (VID- at Ull). The serial communication lines and modem control lines are buffered using RS232 standard line drivers (SN75188 or MC4188) and line receivers (SN75189 or MC4189). The buffered lines are on connector Jl. The teletype port includes circuitry to connect to a 20ma current loop device (jumper selects which input is used; current loop and RS232 signal are assigned separate pins on Jl.).

A Motorola 14411 Baud Rate Generator (U17) provides clock timing signals for each ACIA. The clocks are 16 times the frequency of the desired serial baud rate. Jumper wires select the desired baud rate for each serial port separately.

G. Cassette Interface

The third serial port adapts an external low-cost audio cassette deck for recording digital data and programs. The cassette ACIA (U12) is switch selected to operate at either 1200 or 2400 baud. The higher baud rate does require higher fidelity in the signal played back by the cassette deck. This interface only processes the serial signal; it does not control the motion of the tape. Motion control may be manual or controlled by another port. Data is recorded in standard 8-level asynchronous code, including a start and two stop bits per character. Transmission is not required to be continuous. However, whenever the recorder is started, a resynchronization sequence must precede data transfer. TDL software accomplishes this by preceeding most punch operations with leader (NULLS) followed by 8 rubouts (OFFH), followed by the data. In addition, upon loading tapes, the software waits until the appearance of 4 or more rubouts, and then begins loading when reaching the first non-rubout that follows. This prevents the 1-2 characters of garbage, that result from initial cassette start-up, from being treated as valid data. (See the "L" and "U" commands in the Zapple Manual).

The cassette transmit clock (TCC), is switch selected to either the 75 baud (1200 hz) or the 150 baud (2400 hz) output of the baud rate generator. The two baud rate select switches should not both be closed at the same time. Note that the generator outputs are set 16 times the baud rate. The cassette ACIA runs at lx the baud rate. The ACIA transmit data output (TDC) is a NRZ signal clocked by the falling edge of TCC. TDC and TCC are exclusive-or'ed to generate a double-frequency self-clocked signal for the recorder. There is always a clock transition in the center of a bit cell (rising edge of TCC). Data is the level of the signal following this transition (i.e. while TCC is high). This recording scheme is polarity sensitive. A transmit polarity select switch (SW3-4) allows the signal to generate the polarity required by the cassette. The flux polarity written on the tape should match that of TDL's distributed software. The microphone inputs of

cassette recorders are intended for small amplitude signals. Thus, the output is attenuated to 0.4 volts (SW3-1 closed) or 0.04 volts (SW3-1 open).

The playback input is configured to connect to the auxiliary speaker output of the cassette deck. The input resistors provide a low impedance 32 ohm input resistance compatible with the cassette output. This output is usually heavily distorted. The LM339 analog comparator restores this signal to a clean square wave. Two 1K ohm resistors provide a 2.5 volt reference. The comparator negative input is the a.c. component of the cassette signal referenced to 2.5 volts. The positive input is the same reference with 50 millivolts of hysteresis (positive feedback). The hysteresis allows the circuit to time between the sharp leading edges of the input pulses. The trailing portion of the pulse lacks definition and is sensitive to noise. Note that both inputs are referenced to the same voltage; the offset error of the circuit is only that of the comparator itself.

The receiver clock is generated from the input square wave. The second comparator is used to delay the square wave by 3 microseconds. The exclusive-or of these signals is a 3 usec. pulse following each transition. This pulse triggers a non-retriggerable one-shot whose period is 3/4 of the bit period. Clock transitions trigger the one-shot; data transitions do not trigger the one-shot because the output is still active. The rising edge of the complementary output strobes the data into the ACIA. SW3-3 sets the polarity of the input data.

1200 baud corresponds to a bit period of 850 usec. which requires that the one-shot period be 630 usec. At 2400 baud, the times are 425 usec. and 315 usec, respectively. The one-shot timing is halved by closing SW3-2 which parallels a second equal resistor with timing resistor.

The output of the cassette's read pre-amplifier is usually less distorted than the speaker output. The 22 ohm (R7) input resistor should be replaced with a much larger value if it is driven by the pre-amplifier. Very low amplitude input signals may require less hysteresis, i.e. larger value resistor in the feedback (R11).

, H. Jump-On-Reset and Switch Register

Dip-switch SWl is eight switches which can be read as a byte from port x'nA'. Dip-switch SW2 sets the high-order address byte for Jump-On-Reset. The low-order byte is zero. These switches are gated onto the data bus with two quad 2-line to 1-line tri-state multiplexors (74LS258 at U4 and U5) requires that the processor execute the sequence as shown in the diagram on the following page.

The 74LS258s have inverted outputs. Thus when ENSW=1 and the SELECT=0 inputs are all high, the multiplexors force the data bus low. The jump instruction code conveniently contains four "1" bits (0,1,6,7) and four "0" bits (2,3,4,5). Thus x'C3' is put on the data lines by enabling only the multiplexor (U5) which drives bits 2,3,4,5 low. Pull up resistors cause bits 0,1,6,7 to be high. The x'00' is caused by enabling both multiplexors. The SW2 switch settings are read by bringing the common side of the switches low.

The 74LS175 (U33) is connected as a shift register. It is reset by the bus RESET- signal. This activates the Jump-On-Reset circuit. The shift register is clocked by the leading edge of PSYNC. This precedes the PDBIN signal that the processor uses to input the data. Thus an extra flip-flop is set before JMPA is set. (However, the original ZPU from TDL has PSYNC high when RESET- is released. The extra flip-flop must be removed from the circuit. This is easily done by bending pin 15 of the 74LS175 at U33 out of the socket.)
SMB2 Jump-on-Reset Timing Diagram



.

.



SMB 2 Cassette Timing Diagram



VI. Software Documentation & Listings

A. 1K Extension ROM

Included in the Standard SMB2 is one 2708 ROM chip, factory programmed with the following:

- 1. TDL VDB Driver Software
- 2. Buffered Cassette Routines
- 3. 2708 Programmer Software
- 4. Extended User-defined Commands
- 5. Current Assignment Display

1. VDB Driver

The information for the VDB driver is included in Section IV. User Guide under B. VDB Set Up.

2. Buffered Cassette Routine

The Buffered Cassette Routine provides utility commands to open and close the input/output buffers and to control the cassette motors.

Please note! When using the Buffered Cassette Routine you must be careful not to do the right thing at the wrong time. I.E. you must open, close and rewind cassettes at various times during the running of your programs, and it is very easy to get mixed up. Cassette player 0 is the playback unit and cassette recorder 1 is the record unit.

The Buffered Cassette Routine is provided by Technical Design Labs for use with the ROM Zapple and the System Monitor Board. This routine provides the user with the ability to simulate a controlled paper tape reader and punch with two cassette tape recorders of adequate quality.

You must implement two motor control relays which are driven from the REQUEST TO SEND leads from two of the ACIA's on the System Monitor board.

$$RCSS = C_{cos} \not S = \rho l a q$$

$$TTS = C_{as} 1 = ne.$$

$$RTS = 1 = on$$

$$RTS = 1 = on$$

$$RTS = 0 = off$$

This circuit was used at TDL.



The RTS leads come out on the 26 wire ribbon cable. The RTS leads from the TTY and cassette ACIA's are used for motor control, and the RTS lead from the video (crt) ACIA is not used.

RTS TTY = Casette 1 = Rec RTS RCSS = Casette @ = Play. Study this example of text editing and assembly:

- 1) Sign on Zapple Monitor (turns on both motors).
- 2) Place a cassette containing the cassette routines on cassette 0 (playback). Type AR=C (cr) which assigns the reader to cassette.
- 3) Place a cassette containing the Text Editor on cassette 0 (playback). Type R,100 (cr) and turn on cassette 0 which loads the Text Editor into memory at 0100 Hex. When the prompt character ">" is printed, stop and rewind the Editor tape.
- 4) Type K.C,O,F to stop the cassette motors. Place the cassette containing the text material to be edited on cassette 0 (playback). Place a blank cassette on cassette 1 (record). Press the play button on cassette 0 and the record button on cassette 1. Note the motors should be off at this time.
- 5) Type AR=U (cr) and AP=U (cr) to assign the reader and punch to the Buffered Cassette Routine.
- 6) Type K.C,0,0 to open the output file (reset the pointer). Type K.C,0,I to open the input file (starts the cassette 0 and preloads the buffer, then turns the motor off).
- 7) Type Gl00 (cr) to execute the Text Editor (follow the Text Editor manual for procedures). Every time you type A (escape) (escape) the Text Editor will read 50 lines of text. The cassette routine will start up the cassette 0 motor every time the input buffer gets empty. When you type W (escape) (escape) or E (escape) (escape) the Text Editor writes out text to the punch buffer and when the buffer is full, the Buffered Cassette Routine will start cassette 1 (record) and write the buffer to the cassette and then stop the cassette.
- 8) When ending the text edit with the E command, the last buffer load may not have been written to the cassette. Type X (escape) (escape) to get back to Zapple. Then type K.C,C,O to close the output file and write the last buffer to the cassette.
- 9) Turn off the cassette, type K.C,O,N to start the motors. Then rewind the cassette in the record machine.
- 10) Type AR=C (cr), place the assembler tape in the playback machine, type R,100 (cr), and start the cassette to load in the assembler. When the prompt character ">" is printed, stop and rewind the assembler tape.
- 11) Remove the source tape from cassette 1 (record), see step 9, and place it in cassette 0 (playback). Type AR=U (cr) and AP=U (cr) to assign the reader and punch to the Buffered Cassette Routine. Type K.C,0,I and K.C,0,0 to open both output and input files. Cassette 0 (playback) will start up and preload the first buffer. Place a blank tape in the output machine.
- 12) Type Gl00 (cr), and when the assembler types "PASS=" respond with "1". Cassette 0 (playback) should start up, and the assembler should process pass 1.
- 13) When the assembler next types "PASS=" respond with "0", the assembler should trap to the monitor. Type K.C,O,I - the cassette 0 (playback) motor should start, rewind and play the tape again. The machine should stop after

loading the first buffer.

- 14) Type G (cr) to return to the assembler. The assembler types "PASS=" and you respond with "4". The assembler should process the second pass and type the listing on the lineprinter device and output the Hex Object tape to cassette 1 (record).
- 15) At the end of this pass, when the assembler types "PASS=" answer "0" and you type K.C,C,O to cause the writing of the last block to cassette 1 (record).
- 16) Load the(object tape using the Buffered Cassette Routines and the R command. I.E. AR=U instead of AR=C as with the TDL supplied tapes, because the tapes that you create using these routines are in a blocked format.

3. 2708 Programmer Software

The Standard SMB2 is provided with the Zapple (tm) Monitor in 2K Masked ROM. In addition, one 2708 has been provided as an "Extension" to the 2K Zapple. Additional commands have been included and are accessed through the user-defined "K" command.

4. Extended User-defined Commands

The syntax of the extended user-defined "K" command is:

>K.[a] where [a] may be A thru Z.

The commands included in the 2708 are:

| K.A | = | Current I/O assignment map |
|-----|---|--|
| K.C | = | Buffered Cassette Routines |
| K.K | = | Branches to a user-defined "K" command |
| K.P | = | Programs a 2708 (in conjunction with a |
| | | bytesaver) |
| K.T | = | Sends a form-feed to the current List Device |
| K.X | = | Resets and clears the VDB hardware |
| K.Z | = | Absolute JMP to Zapple |

Any other commands have been turned off. They may be set to another address by programming the .WORD address into the proper location (using a bytesaver).

The Commands

K.A

Simply typing "K.A" will respond with the current I/O assignment map printed on the console. Example:

K.A C=V R=T P=T L=L

which means:

C=V the current console is the Video device R=T the current reader device is the TTY P=T the current punch device is the TTY L=L the current list device the (user routine) is the lineprinter.

K.C See section VI.-A.-2. on the Buffered Cassette.

K.K This vectors to a "JMP" located at OFClEH. Note that this JMP and the routine must have been placed in memory by the user prior to its use.

K.P This program allows direct manipulation of the Bytesaver through the Zapple Monitor. It is self-prompting and easy to use. Prior to typing "K.P", you should put the code you want to program somewhere easy to remember, (i.e. 1000H) and put the bytesaver in the machine at some convenient address (i.e. 8000H).

Type "K.P" and the message:

BASE ADDR:

will be printed. This refers to the base address of the bytesaver. In the above example, you would type 8000. Study the following:

BASE ADDR:8000(return)

The computer will then type:

NMBR & DATA ADDR:

The "NMBR" refers to which of the 8 ROM sockets you want to program. "O" is the one on the extreme right of the bytesaver board and "7" would be on the extreme left.

The "DATA ADDR:" refers to the address of the DATA (byte pattern) you wish to place

in the "NMBR" ROM.

In the above example, you might type NMBR & DATA ADDR:0,1000(return) Note the comma between 0 and 1000. The computer then prompts with: SW ON-Waiting for you to turn the "Program

Power" switch to the UP (on) position.

When you have turned it on, type a return and wait. After a short time you should get another prompt that reads:

SW OFF-

K.T

NOTE: If before the SW OFF- message you get *BAD* printed, this means a bad ROM was detected and should be changed.

> If no *BAD* message was encountered, turn the switch to the DOWN (off) position and type return.

The computer will then type:

NMBR & DATA ADDR:

This allows programming up to 8 ROMs in one session. You would then type:

NMBR & DATA ADDR:1,1400(return)

and the process will be repeated for the next ROM. Note that the address must also reflect the next ROM as well (+400H).

When you are done, simply answer the "NMBR & DATA ADDR:" question with a carriage return only, and you will return to the Zapple command mode.

- This command will send a form-feed (OCH) to the currently assigned list device.
- K.X This command will perform a software reset of TDL's VDB board and initialize the screen and send the cursor "Home", to the upper left corner.

NOTE: This command assumes the VDB is set up for the TDL standard of 9CH for the control port. Do not implement this command unless you have a VDB in the system. (It will "hang" the system, and you would have to use RESET to get back to Zapple.)

K.Z This is an unconditional branch to Zapple. It is to be used after clearing the memory area where the monitor's stack is located.

5. Current Assignment Display

This routine will print on the console the current I/O assignments. It may be evoked by the user-defined expanded "K.A" command.

B. Cassette Interface

A good quality cassette recorder should be used with this interface. Most tape recorders selling for \$ 69.95 and above should be excellent choices. Due to the wide variety of recorders available and variation from recorder to recorder it is difficult to recommend a particular brand. However, the above price range should be of some help. Although less expensive recorders such as the General Electric (NO. 3-5105) at \$ 39.95 and others have been used successfully at TDL, it is observed that they are harder to adjust and operate and some of them are extremely difficult, if not impossible, to get running reliably.

The volume control is the most critical adjustment to make. If the unit has a tone control, it should be set at the extreme "treble" setting. It is best to begin by making a recording of the Zapple Monitor contained in ROM and then playing it back and verifying it against the ROM. Begin by plugging the audio cable coming from "R" on the SMB to the "RECORD" jack of the recorder and the cable from "P" to the "SPEAKER" or "EARPHONE" jack of the recorder. The "RECORD" jack may be labelled either "MIC" or "AUX". Some recorders have both. See User Guide section A.-3. Cassette Options on setting of S3, the MIC/AUX switch, and make sure it is in the correct position.

To copy the monitor, the following command should be used:

WF000, F7FF (return)

The tape recorder should be started well in advance of hitting return and a few nulls (N <return>) may be inserted before actually recording. When the monitor comes back with the ">" prompt, enter the following:

E (return)

This latter step is very important as it signals the end of the file. What has just been recorded is a checksummed hex file of the Zapple Monitor.

Rewind the tape to the starting position and note the volume control setting. The following command should be used on playback:

R1000 (return)

Start the recorder before hitting return so the speed has a chance to become stable. When the playback is finished, the monitor will return with the ">" prompt. At this time, if the volume setting was adequate, there will be a copy of the monitor at 0000H to 07FFH. Make sure there is RAM at that location. Test for accuracy of the copy by using the verify command:

V0,07FF,F000 (return)

If everything is OK, the ">" prompt will return. If not, the addresses that do not match will be printed followed by the hex representation of the copy and then the hex of the monitor's byte.

Before changing the volume setting and re-recording, switch S4 to its other state (invert). If that isn't successful, re-record at different volume settings until the proper one is found. Don't forget to try playback in both the inverted and non-inverted states of S4.

Some units, especially the less expensive ones are very poorly isolated internally and will pick up the continuous tone put out by the interface's record circuitry and feed it back on playback. If trouble is experienced, try unplugging the jack to the recorder while playing back.

| TDL Z80 RELOCATING/LINK | ING ASSEMBLE | R E12011-0300 | PAGE 1 |
|--------------------------|------------------|--------------------|---------------------------|
| 03/22/78 12:00:00 | | | |
| Extension routines for 1 | | | |
| VERSION 1.0 - MAR 21, 19 | 78 - Gather | ed by Roger Amidon | n |
| | | | x |
| | • | | |
| | ; THIS SOFT | WARE IS PROVIDED | IN A ONE-K ROM |
| | | N TDL "SMB2". | |
| - | ; | | |
| | ; | | |
| | ; | | |
| | | | l Design Labs, Inc. |
| | | e Rd. Research Par | |
| | ; Princeton | , New Jersey 085 | 40 |
| | ; | | t. |
| | ; | | |
| | • | | |
| | ў • — — — — — | CONSTANTS +++ | |
| | • · · · | CONSTANTS +++ | Ŧ |
| FFFF | OFF == | -1 ;UNII | APLIMENTED BRANCH COMMAND |
| | ; +++ | ASCÍI CONTROL CHA | ARACTERS +++ |
| 0008 | , BS == | 08H | ; BACK SPACE |
| 000D | CR == | ODH | ;CARRIAGE RETURN |
| 000A | LF == | OAH | LINE FEED |
| 0000 | FF == | ОСН | FORM FEED |
| 0007 | BEL == | 071 | BELL |
| 0011 | DC1 == | 11H | ;DC CONTROLS |
| 0012 | DC2 == | 12H | |
| 0013 | DC3 == | 13H | |
| 0014 | DC4 == | 14H | |
| 007F | DEL == | 7 F H | ;DELETE |
| | ; | | |
| | | WARE MAY BE MODIF | |
| | • | PERMISSION HEREB | |
| | | TECHNICAL DESIGN | |
| | | WITH REGARD TO E | |
| | , UK FERFUR | MANCE OF THE FOLL | UWING FRUGRAMJ. |
| | · THIS SOPT | WARE WAS DESIGNED | TO BE USED ONLY |
| | • | CTION WITH HARDWA | |
| | • | DESIGN LABS. | nu uvttätuv vt |
| | , INCHATORY | | |
| | , | | |
| | , | | |

TDL Z80 RELOCATING/LINKING ASSEMBLER E12011-0300 03/22/78 12:00:00 Extension routines for TDL "SYSTEM MONITOR BOARD". ZAPPLE MONITOR VARIABLE EQUATES

| | ; +++ ZA | PPLE MONITOR EQUATES +++ |
|------|---------------|---------------------------------|
| | ; | |
| F000 | START == | ZAPPLE ;START OF MONITO |
| F003 | ; CI == | ZAPPLE+3 |
| F006 | RI == | ZAPPLE+6 |
| F009 | CO == | ZAPPLE+9 |
| FOOC | PO == | ZAPPLE+12 |
| FOOF | LO == | ZAPPLE+15 |
| FOIE | TRAP == | ZAPPLE+30 |
| | ; | |
| 0070 | TTS = IO | ; TTY STATUS |
| 0074 | RCSS == IO+4 | |
| 0076 | IOBYT == IO+6 | I/O BYTE LATCH |
| | ; | |
| | | ED CASSETTE ROUTINE EQUATES |
| | | • |
| 0080 | BSIZE == 128 | ; BUFFER SIZE |
| 0016 | SYN == 16H | • |
| | ; | , |
| | 3 | |
| F464 | ERROR == | OF464H ; ERROR RETURN |
| F574 | HILO == | OF574H ; INX H & CMP HL TO DE |
| F59E | MARK == | OF59EH ; PUNCH 8 RUB OUTS |
| F5A3 | LEAD == | OF5A3H ; PUNCH NULLS |
| F794 | LTBL == | OF794H ; DEVICE ASSIGNMENT TABL |
| F488 | BLK == | OF488H ; PRINT A SPACE |
| F452 | TOM == | 0F452H |
| F736 | TI == | OF736H ; GET KEYBOARD & ECHO |
| F730 | KI == | OF730H ; GET KEYBOARD, NO ECHO |
| F60A | PCHK == | OF60AH ; TEST FOR DELIMITER |
| F540 | EXPR == | OF540H ; GET 16 BIT ADDRESS |
| F512 | CRLF == | OF512H ; IN SMB1 |
| |] | ····· |
| | : | |
| F800 | , ROM == | ZAPPLE+800H |
| | ; | |

TDL Z80 RELOCATING/LINKING ASSEMBLER E12011-0300 03/22/78 12:00:00 Extension routines for TDL "SYSTEM MONITOR BOARD". BRANCH TABLE AT ZAPPLE VECTOR LOCATIONS

| | | ; | | | |
|--------------|---------|---------|---------------|----------|-----------------------------|
| | | ; | | | х х |
| F800 | | LOC | ROM | | |
| | | ; | | | |
| | | ; | | | |
| F800 | C3 F824 | | | | ONSOLE INPUT |
| F803 | C3 F82D | JMP | | | ONSOLE OUTPUT |
| F806 | C3 FC06 | JMP | RIPLOC | ;AR=P (| VECTOR TO RAM) |
| F809 | C3 FA9D | JMP | READ | ; BUFFER | ED CASSETTE READ ROUTINE |
| F80C | C3 FCOC | JMP | POPLOC | ;AP=P (| VECTOR TO RAM) |
| F80F | C3 FA41 | JMP | PUNCH | BUFFER | ED CASSETTE ROUTINE |
| F812 | C3 FC12 | JMP | LOLLOC | :AL=L (| VECTOR TO RAM) |
| F815 | C3 F846 | JMP | LOU | | IST DEVICE (VDB) |
| F818 | C3 F836 | JMP | | | ONSOLE STATUS |
| F81B | C3 FC1B | | | | EFINED "I" COMMAND |
| F81F | C3 F85E | JMP | | • | |
| F821 | C3 FC21 | JMP | OUCMND | | EFINED "O" COMMAND |
| F021 | 05 1021 | JHF | OUCHAD | , USER D | EFINED C COMMAND |
| | | 3 | | | |
| | | , CUDD/ | יייניסע אמר א | NEC TO P | NABLE USAGE OF |
| | | | | | ITIES, AND STILL |
| | | | | | CONSOLE CONFIGURATIONS. |
| | | ; ALLUN | N USEK-DE | FINADLE | CONSOLE CONFIGURATIONS. |
| | , | , | | | |
| B0 0/ | 00 0000 | ; | 0 1 7 7 | | |
| | CD F83F | CIU: | CALL | TEST | |
| | C2 FC00 | | JNZ | CIULOC | ;NOT BATCH MODE, VECTOR OUT |
| F82A | C3 F9E4 | | JMP | KBIN | ;ELSE USE VDB KEYBOARD |
| | | ; | | | |
| F82D | CD F83F | COU: | CALL | TEST | ; DETERMINE CONFIGURATION |
| F830 | C2 FC03 | 4 | JNZ | COULOC | ;NOT BATCH MODE, VECTOR OUT |
| F833 | C3 F900 | | JMP | VDB | ;ELSE USE VDB DRIVER |
| | | ; | | | |
| F836 | CD F83F | CSU: | CALL | TEST | ; DETERMINE CONFIGURATION |
| F839 | C2 FC18 | | JNZ | CSULOC | ;NOT BATCH MODE, VECTOR OUT |
| F83C | C3 F9ED | | JMP | KBSTS | ;ELSE USE VDB KEYBOARD |
| | | ; | | | |
| F83F | DB7A | TEST: | IN | IO+10 | ;READ CONFIGURATION SW. |
| F841 | E603 | | ANI | 3 | ;LOOK AT CONOLE SECTION |
| F843 | FEO2 | | CPI | 2 | ;BATCH MODE? (VDB) |
| F845 | C9 | | RET | | |
| | | ; | | | |
| F846 | DB77 | LOU: | IN | IO+7 | ;LOOK AT IOBYTE CONTROL |
| F848 | CB47 | | BIT | 0,A | ;HAS VDB BEEN INITIALIZED? |
| F84A | C2 F900 | | JNZ | VDB | YES, USE DRIVER |
| F84D | CBC7 | | SET | 0,A | ; ELSE SET-UP SMB HARDWARE |
| F84F | D377 | | OUT | IO+7 | STORE THE FACT |
| F851 | CD F83F | | CALL | TEST | ; BATCH MODE? |
| F854 | 2006 | | JRNZ | NO | JUST USER LIST |
| F856 | DB76 | | IN | IO+6 | MODIFY CONSOLE TO USER |
| F858 | F603 | | ORI | 3 | FORCE TO USER |
| F85A | D376 | | | | , FURUE TO USER |
| F85C | 1856 | No. | OUT | IO+6 | |
| FOJU | T070, | ••NO: | JMPR | INIT | ;INITIALIZE THE VDB |
| | | ; | | | |
| | | | | | |

PAGE 3

TDL Z80 RELOCATING/LINKING ASSEMBLER E12011-0300 03/22/78 12:00:00 Extension routines for TDL "SYSTEM MONITOR BOARD". EXPANDED COMMAND BRANCH TABLE

| F85E | 21 F880 | KUSER: | LXI | H,UTAB | ; POINT TO COMMAND TABLE |
|------|--------------|---------------------------------------|-----------|----------|---------------------------------|
| F861 | CD F736 | | CALL | TI | GET NEXT CHARACTER |
| F864 | FE2E | | CPI | '.' | MUST BE A PERIOD |
| F866 | C2 F464 | | JNZ | ERROR | ; I SAID PERIOD! |
| F869 | CD F736 | | CALL | TI | GET NEXT CHARACTER |
| F86C | D641 | | SUI | 'A' | QUALIFY IT |
| F86E | D 8 | | RC | | ; < A |
| F86F | FEIA | | CPI | 'Z'-'A'- | +1 |
| F871 | DO | | RNC | | ;>Z |
| F872 | 87 | | ADD | A | ;A*2 |
| F873 | 85 | | ADD | L | ; +UTAB |
| F874 | 6 F | | MOV | L,A | INDEX INTO TABLE |
| F875 | 7 E | | MOV | A,M | GET LOW BYTE |
| F876 | 23 | | INX | H, H | , GET DOW BITE |
| F877 | 66 | | MOV | Н,М | ;GET HIGH BYTE |
| F878 | 6 F | | MOV | L,A | HL=ROUTINE ADDRESS |
| F879 | A4 | | ANA | H . | TEST FOR 'OFF' |
| F87A | 3C | | INR | A | ; LSI FOR OFF |
| | CA F464 | | JZ | ERROR | ;UNDEFINED COMMAND |
| F87E | E9 | | PCHL | LAKUK | GO DO COMMAND |
| 10/1 | 69 | | FUIL | | GO DO COMMAND |
| | | ; | | | |
| F880 | | ; | DOX 1 0 9 | | |
| FOOD | | .LOC | KUM+1-20 | ; BRANCH | TABLE LOCATION |
| | | ; | | | |
| F880 | F8C5 | ; UTAB: | UOPD | ADTOD | ;A - ASSIGNMENT DISPLAY |
| | FFFF | UIAD: | | ADISP | • |
| | F9FA | | .WORD | | |
| | FFFF | | .WORD | | ;C - CASSETTE ROUTINES |
| | FFFF | | .WORD | | ; D |
| | | | .WORD | | ; E |
| | FFFF | | .WORD | | ; F |
| | FFFF | | .WORD | | ; G |
| | FFFF FFFF | | .WORD | | ; H |
| | FFFF. | | | OFF | ;I |
| | | | .WORD | | ;J |
| | FClE | | .WORD | | ;K - VECTOR TO USER "K" COMMAND |
| F896 | FFFF | | .WORD | OFF | ; L |
| F898 | FFFF | | .WORD | OFF | ; M |
| F89A | FFFF | | .WORD | OFF | ; N |
| F89C | FFFF | | .WORD | OFF | ;0 |
| F89E | FB43 | | .WORD | PGM | ;P – PROGRAM A 2708 |
| F8A0 | FFFF | | .WORD | OFF | ; Q |
| F8A2 | FFFF | | .WORD | OFF | ; R |
| F8A4 | FFFF | | .WORD | OFF | ; S |
| F8A6 | F9F5 | | .WORD | TFORM | ;T - FORM FEED TO LIST DEVICE |
| F8A8 | FFFF | | .WORD | OFF | ; U |
| F8AA | FFFF | | .WORD | OFF | ; V |
| F8AC | FFFF | | .WORD | OFF | ; W |
| F8AE | F8B4 | | .WORD | INIT | ;X - INITIALIZE THE VDB SCREEN |
| F8BO | FFFF | | .WORD | OFF | ; Y |
| F8B2 | F000 | | .WORD | ZAPPLE | ;Z - RESTART ZAPPLE |
| | | ; | | | |
| | | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | | | |

;];;

PAGE 4

· •

TDL Z80 RELOCATING/LINKING ASSEMBLER E12011-0300 PAGE 5 03/22/78 12:00:00 Extension routines for TDL "SYSTEM MONITOR BOARD". VDB INITIALIZATION SECTION

| | | ; | | | • × |
|------|---------|--------|---------|---------------|----------------------------|
| | | 2 2 | +++ VDB | INITIALIZATIO | ON SECTION +++ |
| | | ; | | | |
| 0080 | | MDBIT | = 80H | THIS CAN BE: | CHANGED TO ALLOW |
| | | | | • | NED INITIALIZATION. |
| | | | | ; | |
| | | | | ; 80H = NOF | RMAL MODE, BLINKING CURSOR |
| | | | | ; 90H = NOB | RMAL MODE, NO CURSOR |
| | | | | ; 88H = REV | VERSE VIDEO, BLINKING CUR. |
| | | | | ; 98H = REV | VERSE VIDEO, NO CURSOR |
| | | ; | | | |
| F8B4 | 3 E E 3 | INIT: | MVI | A,VDBRES | ;RESET VDB |
| F8B6 | D39C | | OUT | VDBCTL | |
| F8B8 | 3E7F | | MVI | A,#MDBIT | ;WRITE TO MODE REG. |
| F8BA | 2 F | | CMA | | ;ALLOWS 2708 CHANGE |
| F8BB | D39C | | OUT | VDBCTL | |
| F8BD | AF | | XRA | A | ;CLEAR PARALLEL PORT |
| F8BE | D39F | | OUT | VDBK.D | |
| F8CO | 3EOC | | MVI | A,FF | ;FORM FEED |
| F8C2 | C3 F968 | | JMP | CNTL | ;FAKE IT |
| | | ; | | | |
| | | ; | | | |
| | | | | | |

| TDL Z80 R 03/22/78 | | LINKING ASSE | MBLER E | 12011-0300 |) | PAGE 6 |
|-----------------------|-------------|--------------|-------------|------------|-------------------------------|--------|
| Extension | routines f | for TDL "SYS | | ITOR BOARD |)" . | |
| CURRENT A | SSIGNMENT I | DISPLAY PROG | RAM | | | |
| | | | | | | |
| | | • | | | | - |
| | | , : THIS | ROUTINE | WILL PRIN | NT ON THE CONSOLE TH | E |
| | | | | ASSIGNMENT | | |
| | | | | | | |
| | | ; IT MA | Y BE EV | OKED BY EI | THER THE USER-DEFIN | E D |
| | | ; EXPAN | DED "K" | COMMAND | [K.A] IN ZAPPLE V1.X | 3 |
| | | ; OR TH | E "BRAN | CH" COMMAN | ND IN ZAPPLE V2.X | |
| | | ; [B.A] | | | | |
| | | ; | | | | |
| | CD F512 | | | CRLF | | |
| F8C8 | 21 F793 | | | | L ; POINT TO ZAPPLE T | ABLES |
| F8CB | 1E04 | | | Ε,4 | ;4 DEVICES | |
| F8CD | DB76 | 4.7.1 | IN | 10+6 | ; GET CURRENT ASSIGN | MENT |
| F8CF | 57 08 | ••AD1: | | | ;SAVE IT IN DE | |
| F8D0 F8D1 | 0604 | | EXAF MVI | В,4 | ;& A' ;4 ASSIGNMENTS | |
| F8D3 | CD F488 | | CALL | | ;4 ASSIGNMENTS ;SPACE OVER | |
| F8D6 | 23 | | INX | H | , STRUE OVER | |
| F8D7 | 4 E | | MOV | | ;GET DEVICE | |
| F8D8 | CD F009 | | CALL | CO | , | |
| F8DB | OE3D | | MVI | C,'=' | | |
| | CD F009 | | CALL | có | | |
| F8E0 | 7 A | | MOV | A,D | GET DEVICE MASK | |
| F8E1 | E603 | | ANI | 3 | BITS 0 & 1 | |
| F8E3 | 57 | | MOV | | ; KEEP IT IN D | |
| | 14 | | INR | | ;TEST FOR ZERO | |
| | 23 | ••AD2: | | | ; POINT TO ASSIGNMEN | T |
| F8E6 | | | MOV | • | ;GET IDENTIFIER | |
| F8E7 | | | DCR | D | | |
| | CC F009 | | CZ | | • | |
| F8EB | 10F8 | | DJNZ | ••AD2 | ; DO THIS 4 TIMES | |
| F8ED F8EE | 08 1F | | EXAF RAR | | ;GET NEXT MASK | |
| FSEF | 1F 1F | | RAR | | ;INTO 0 & 1 | |
| F8F0 | 1 D | | DCR | Е | MORE TO GO? | |
| F8F1 | 20DC | | JRNZ | ••AD1 | YES | |
| F8F3 | C9 | | RET | ••••••• | ELSE RETURN | |
| | •• | ; | | | , | |
| | | ; | SUBROU | TINE FOR | ROM PROGRAMMER | |
| | | ; | | | FROM THE CONSOLE | |
| | | ; | (HERE | TO FILL (| OUT PAGE) | |
| F8F4 | CD F730 | WAIT: | CALL | KI | | |
| F8F7 | FEOD | TT 63 4 5 1 | CPI | CR | | |
| F8F9 | 20F9 | | JRNZ | WAIT | | |
| F8FB | C 9 | | RET | | | |
| | | ; | - | | | |
| | | - | | | | |

ø

| | | | | | · • • |
|-------|---------|-------------|----------------|---------------------|-------------------------|
| | | ; | MADOU | 1079 - hu Dooo | |
| | | , | MARCH | 1978 - by Rogen | C Amldon |
| | | ÷ . | +++ VD | R PORT AND MASS | C DEFINITIONS +++ |
| | | • | | D IVAL AND MASE | C DEFINITIONS +++ |
| 009D | | , VDBDAT | | VDBCTL+1 | ;DATA PORT ADDRESS |
| 009E | | VDBK.S | # 2 | VDBCTL+2 | VDB KEYBOARD STATUS |
| 009F | | VDBK.D | ** ** . | VDBCTL+3 | KEYBOARD DATA |
| 0080 | | VDBMRF | | 1000000B | MODE REGISTER FLAG |
| 00C0 | | VDBYCF | | 1100000B | Y CURSOR FLAG |
| 00E0 | | VDBXCR | ** ** | 11100000B | X CURSOR READ |
| 00E1 | | VDBYCR | | 11100001B | Y CURSOR READ |
| 00E2 | | VDBMRR | | 11100010B | MODE REGISTER READ |
| 00E3 | | VDBRES | | 11100011B | RESET VDB |
| 0060 | | VDBGMK | 38 38 · | 01100000B | GRAPHIC MASK |
| | | ; | | | • |
| | | ; | +++ MO | DE BIT DEFINITI | LONS +++ |
| | | ; | | | |
| 0000 | | VDBZAP | ** | 0 | ;ALTERNATE PAGE |
| 0001 | | VDB%BE | | 1 | ;BLINK ENABLE |
| 0002 | | VDB%IS | | 2 | ;INVERT SYMBOL |
| 0003 | | VDB%ID | | 3 | ;INVERT DISPLAY |
| 0004 | | VDB%DC | = = | 4 | ;DISABLE CURSOR |
| 0005 | | V D B X D D | ** | 5 | ;DISABLE DISPLAY |
| | | ; | | | |
| | | ; | +++ VD | B TELETYPE SIMU | JLATOR +++ |
| F900 | | ; | | | |
| F 900 | * | .LOC | ROM+10 | OH ;PUT | THIS ON A PAGE BORDER |
| F900 | 79 | VDB: | MOV | A,C | ;GET OUTPUT CHARACTER |
| F901 | E67F | 100. | ANI | 7 F H | GET RID OF PARITY BIT |
| F903 | C8 | | RZ | / 5 11 | ; IGNORE NULLS |
| F904 | FE7F | | CPI | DEL | ; RUBOUT? |
| F906 | C 8 | | RZ | <i>D L L</i> | ; IGNORE IT |
| F907 | C 5 | | PUSH | В | ; SAVE REGISTERS |
| F908 | D 5 | | PUSH | D | , SAVE REGISTERS |
| F909 | E 5 | | PUSH | H | 9 • |
| F90A | CD F912 | | CALL | MAIN | CALL DRIVER |
| F90D | El | | POP | H | RESTORE REGISTERS |
| F90E | D1 | | POP | D | , REDIORE REGISTERS |
| F90F | C1 | | POP | B |) |
| F910 | 79 | | MOV | A,C | OUTPUT CHARACTER INTO A |
| F911 | C9 | | RET | a , v | ; DONE |
| | | ; | | | , |
| | | ; | +++ VD | B DRIVER +++ | |
| | | ; | | | |
| F912 | 0 E 9 C | MAIN: | MVI | C, VDBCTL | ;SET C UP |
| F914 | FE20 | | CPI | - | ROL CHARACTER? |
| F916 | 3850 | | JRC | CNTL ;YES | |
| F918 | 47 | | MOV | • | PRINTING CHAR. |
| F919 | 3 E E 2 | | MVI | A, VDBMRR | ;GET THE MODE |
| F91B | D 3 9 C | | OUT | VDBCTL | • |
| F91D | DB9C | | IN | VDBCTL | |
| | | | | e, | |

| | | | | | , |
|--------------|----------------|--------|-------|---|-------------------------------|
| F91F | E606 | | ANI | 1 < V D B % B I | E!l <vdbzis< td=""></vdbzis<> |
| F921 | 2802 | | JRZ | NO7 | ; NO BLINK OR DISPLAY INVERT |
| F923 | CBF8 | | SET | 7,B | |
| F925 | 78 | ••N07: | MOV | | ;WRITE THE CHARACTER |
| F926 | D39D | | OUT | VDBDAT | |
| F928 | 3EEO | | MVI | A, VDBXCI | R |
| F92A | D39C | | OUT | | ;TEST X POS |
| F92C | ED40 | | INP | B | SEE IF WE JUST WENT ZERO |
| F92E | CO | | RNZ | | NOPE |
| F92F | 30 | | INR | A | A=VDBYCR |
| F930 | D39C | | OUT | VDBCTL | - |
| F932 | ED40 | | INP | B | DID WE GO ZERO? |
| F934 | CO | | RNZ | - | NOPE |
| F935 | 21 FC24 | SCROL: | | | ;POINT TO BUFFER |
| F938 | 5D | JOROD. | MOV | T T | ;SAVE POINTER LSB |
| F939 | 00 | | INR | | ;C=VDBDAT |
| F93A | CD F9CE | | CALL | | ; GET CURRENT MODE |
| F93D | F5 | | PUSH | | |
| F93E | F610 | | ORI | 1 <vdb%d(< td=""><td>;FOR LATER C ;KILL CURSOR</td></vdb%d(<> | ;FOR LATER C ;KILL CURSOR |
| F940 | D39C | | | | |
| F942 | AF | | OUT | VDBCTL | ; INHIBIT |
| F942 F943 | D39C | | XRA | A | ;X=0 |
| F945 | 3EC1 | | OUT | VDBCTL | |
| F947 | 1618 | | MVI | | F+1 ;SET UP Y |
| F949 | D39C | SC1: | MVI | D,24 | |
| F949 F94B | 0650 | •••••• | | | ;SET Y POS |
| F94D | | | MVI | B,80 | ;GET THE 80 CHARACTERS AT Y |
| F94D F94F | E D B 2 6 B | | INIR | | |
| | | | MOV | • | ;RESET BUFF |
| F950 | 3D | | DCR | | ; $Y = Y - 1$ |
| F951 | D39C | | OUT | VDBCTL | |
| F953 | 0650 | | MVI | в,80 | |
| F955 | EDB3 | | OUTIR | | |
| F957 | 6 B | | MOV | • | ;RESET BUFF |
| F958 | C602 | | ADI | 2 | ;DO NEXT LINE |
| F95A | 15 | | DCR | D | |
| F95B | 20EC | | JRNZ | SC1 | |
| F95D | CD F9D7 | | CALL | CLIN | ;CLEAR LAST LINE |
| F960 | 3 E D 8 | | MVI | A,24!VD | BYCF |
| F962 | D39C | | OUT | VDBCTL | |
| F964 | F 1 | | POP | PSW | û. |
| F965 | D39C | | OUT | VDBCTL | ;ENABLE DISPLAY |
| F967 | C 9 | | RET | | |
| | | ; | | | |
| F968 | FEOA | CNTL: | CPI | LF | ;IS IT LF? |
| F96A | 282F | | JRZ | LF | ;GO DO IT |
| F96C | FEOD | | CPI | CR | ; IS IT CR? |
| F96E | 284F | | JRZ | CR | ;GO DO IT |
| F970 | FE08 | | CPI | BS | ;IS IT BS? |
| F972 | 28,4F | | JRZ | BS | ;GO DO IT |
| F974 | FEOC | | CPI | FF | ; IS IT FF? |
| F976 | 2833 | | JRZ | FF | ;GO DO IT |
| F978 | FEO7 | | CPI | BEL | ; IS IT BELL? |
| F97A | 2810 | | JRZ | BEL | GO DO IT |
| F97C | D611 | | SUI | DC1 | IS IT DC1? |
| | | | | | . |

- - - -

| F97E | D 8 | | RC | ;MISC. CNTL | |
|---------|---------|---|--------|---------------------------------------|----------|
| F97F | FEO4 | | CPI | 4 ;IS IT DC4? | |
| F981 | D 0 | | RNC | MISC. CONTRO | L |
| F982 | 0601 | | MVI | B,1 ;THE SHIFT BIT | - |
| F984 | 3 C | | INR | A | |
| F985 | 3 D | SHFT: | | A | |
| F986 | 280C | | JRZ | ••OK | |
| F988 | CB20 | | SLAR | B | |
| F98A | 18F9 | | JMPR | SHFT ;SET B UP | |
| . , | | • | JHIA | | |
| F98C | 3E80 | ; ••BEL: | MVI | A,80H ;PULSE BIT 7 TO | |
| F98E | D39F | | OUT | VDBK.D ; RING BELL | |
| F990 | AF | | XRA | A A A A A A A A A A A A A A A A A A A | . • |
| F991 | D39F | | OUT | VDBK.D | |
| F993 | C9 | | RET | V D D K • D | |
| 2775 | 0,9 | • | AL I | | |
| F994 | CD F9CE | ; OK: | CALL | GTMD ;GET CURRENT MODE | |
| F997 | A8 | • • VK . | XRA | • | DIM |
| F998 | D39C | | OUT | - , , , , , , , , , , | DII |
| F99A | C9 | | RET | VDBCTL ;SET NEW MODE | |
| £ 7 7 A | 09 | | REI | | |
| F99B | 3 E E 1 | ; LF: | MUT | | |
| F99D | | ••••••••••••••••••••••••••••••••••••••• | MVI | A, VDBYCR ; ENABLE TO RE | AD Y POS |
| | D39C | | OUT | VDBCTL | |
| F99F | DB9C | | IN | VDBCTL ; READ Y | |
| F9A1 | 30 | | INR | A | |
| F9A2 | FE19 | | CPI | 25 ;TIME TO SCROLL? | |
| F9A4 | 308F | | JRNC | SCROL | |
| F9A6 | F6CO | | ORI | VDBYCF ;SET Y | |
| F9A8 | D39C | | OUT | VDBCTL | |
| F9AA | C 9 | | RET | | |
| F9AB | 3 E C O | ; FF: | M 17 T | 4 . W. D. W. C. D. | |
| F9AD | | ••••••• | MVI | A, VDBYCF | |
| | D39C | | OUT | VDBCTL ;RESET X&Y | |
| F9AF | AF | | XRA | A ; | |
| F9B0 | D39C | | OUT | VDBCTL ; | |
| F9B2 | CD F9D7 | ••FF1: | CALL | CLIN ;CLEAR THE LI | |
| F9B5 | 3EE 1 | | MVI | A, VDBYCR ;SET TO READ | Y |
| F9B7 | D39C | | OUT | VDBCTL | |
| F9B9 | DB9C | | IN | VDBCTL ; INPUT Y CURS | OR |
| F9BB | B7 | | ORA | A | |
| F9BC | 20F4 | | JRNZ | FF1 ;NOT DONE, TR | Y AGAIN |
| F9BE | C 9 | | RET | ; DONE | |
| | . – | ; | | | |
| F9BF | AF | ••CR: | XRA | A ;SET X=0 | |
| F9C0 | D39C | | OUT | VDBCTL | |
| F9C2 | C 9 | | RET | | |
| | • · · · | ; | | | |
| F9C3 | 3 E E O | ••BS: | MVI | A , VDBXCR | |
| F9C5 | D 3 9 C | | OUT | VDBCTL | |
| F9C7 | E D 5 8 | | INP | E | |
| F9C9 | C 8 | | RZ | ;AT LEFT MARGIN | |
| F9CA | 1 D | | DCR | E | |
| F9CB | E D 5 9 | | OUTP | E; X = X - 1 | |
| F9CD | C 9 | | RET | | |
| | | | | | |

1

,

;

| | • | ; | | | |
|------|---------|-------|------|-------------|--------------------|
| F9CE | 3 E E 2 | GTMD: | MVI | A,VDBMRR | ;SET TO READ MODE |
| F9DO | D39C | | OUT | VDBCTL | ;SET IT |
| F9D2 | DB9C | | IN | VDBCTL | GET CURRENT MODE |
| F9D4 | F680 | | ORI | V D B M R F | ;SET TO WRITE MODE |
| F9D6 | C 9 | | RET | | - |
| | | ; | | | |
| F9D7 | 3 E E O | CLIN: | MVI | A,VDBXCR | |
| F9D9 | D39C | | OUT | VDBCTL | |
| F9DB | AF | CL1: | XRA | A | |
| F9DC | D39D | | OUT | VDBDAT | |
| F9DE | DB9C | | IN | VDBCTL | |
| F9E0 | B 7 | | ORA | A | |
| F9E1 | 20F8 | | JRNZ | CL1 | |
| F9E3 | C 9 | | RET | | |

,

ţ

TDL Z80 RELOCATING/LINKING ASSEMBLER E12011-0300 03/22/78 12:00:00 Extension routines for TDL "SYSTEM MONITOR BOARD". ADDITIONAL SUPPORT ROUTINES

| | | ; | | | |
|------|---------|-------------|---------|-------------|------------------------------|
| | | ; | +++ VDB | PARALLE | L KEYBOARD INTERFACE +++ |
| | | ; | | | |
| | | ; | NOTE: A | ssumes j | umpers from 'A' TO 'B' |
| | | ; | 0 | n VDB bo | ard. (See MANUAL) |
| | | ; | | | |
| F9E4 | DB9E | KBIN: | IN | VDBK.S | ;READ STATUS |
| F9E6 | E680 | | ANI | 80H | TEST FOR KEYPRESS |
| F9E8 | 28FA | | JRZ | KBIN | NO, KEEP LOOKING |
| F9EA | DB9F | | IN | VDBK.D | ; OK, READ IT |
| F9EC | C9 | | RET | I D D K & D | ; DONE |
| 1720 | 0) | | KEI | | , DONE |
| F9ED | DB9E | , KBSTS: | IN | VDBK.S | ;READ STATUS |
| F9EF | E680 | KDUID. | ANI | 80H | ;TEST BIT 7 |
| F9F1 | C8 | | RZ | 001 | RETURN FALSE |
| F9F2 | 3EFF | | | A _ 1 | • |
| | C9 | | MVI | A,-1 | ;SET-UP A, NOT FLAGS |
| F9F4 | 69 | | RET | | ; RETURN TRUE |
| | | , | | | |
| | | ; | | | |
| | | ; | | | |
| | | ; | +++ TOP | OF FORM | +++ |
| F9F5 | OEOC | ; TFORM: | MVI | C,FF | ;SEND OUT A FORM FEED |
| | C3 FOOF | IF VAN : | | - | • |
| F9F7 | CS FUUR | | JMP | LO | ; TO THE CURRENT LIST DEVICE |
| | | - | | | |

; BY TOM KIRK 10/5/77 ; THIS BUFFERED CASSETTE ROUTINE IS CALLED ; USING THE "USER" ASSIGNMENT FOR THE READER/ ; PUNCH LOGICAL DEVICES. ; COMMANDS ARE AS FOLLOWS: ; *NOTE* -COMPUTER TYPES THE COMMAS ; K.C,O,N TURN ON THE MOTORS OF THE CASSETTE RECORDERS. TO REWIND TAPES, ETC. TURN OFF THE MOTORS OF THE ; K.C,O,F CASSETTE RECORDERS. ; ; K.C,O,O OPEN THE OUTPUT FILE. RESET THE POINTER TO THE BEGINNING OF THE BUFFER. USED BEFORE CREATING ANY OUTPUT. ; K.C,O,I OPEN THE INPUT FILE. START UP THE PLAY CASSETTE, LOAD THE FIRST BLOCK, STOP THE MOTOR, RESET THE POINTER TO THE BEGINNING OF THE BUFFER. USED PRIOR TO THE START OF READING ANY INPUT. ; K.C,C,O CLOSE THE OUTPUT FILE. FILL THE REST OF THE BUFFER WITH NULLS (OOH), START THE RECORD. CASSETTE, AND WRITE OUT THE LAST BLOCK. MUST BE USED TO WRITE THE LAST BLOCK TO THE CASSETTE AT THE END OF A PROGRAM. ; K.C,C,I CLOSE THE INPUT FILE. FILL THE INPUT BUFFER WITH CONTROL Z (1AH) CHARACTERS AND RESET THE POINTER. MUST BE USED WITH THE TEXT EDITOR TO TERMINATE THE COPY INPUT TO OUTPUT PHASE OF THE "E" COMMAND WHEN ENDING A TEXT EDITING SESSION THAT DOES NOT HAVE AN INPUT TAPE.

TDL Z80 RELOCATING/LINKING ASSEMBLER E12011-0300 03/22/78 12:00:00 Extension routines for TDL "SYSTEM MONITOR BOARD". TDL/SMB ROM BUFFERED CASSETTE ROUTINES

| | | ; | | | | |
|--------------|---------------|-------------|-------------|--------------|---------------------|--|
| F9FA | CD FA1A | ; UTLTY: | CALL | GCHAR | ;GET SECOND LETTER | |
| F9FD | 41 | UIDII. | MOV | B,C | , GEI SECOND LEITER | |
| F9FE | CD FAIA | | CALL | GCHAR | ;GET THIRD LETTER | |
| FA01 | 21 FA25 | | LXI | | E-3 ;LOOK UP TABLE | |
| FA04 | 23 | ••3: | INX | Н | - | |
| FA05 | 23 | ••2: | INX | н | • | |
| FA06 | 23 | | INX | H | | |
| FA07 | 7 E | | MOV | Α΄, Μ | | |
| FA08 | B 7 | | ORA | A | ;END OF | |
| FA09 | CA F464 | | JZ | ERROR | ; TABLE | |
| FAOC | B8 | | CMP | В | ;1ST? | |
| FAOD | 23 | | INX | H | ;NEXT ENTRY | |
| FAOE | 20F4 | | JRNZ | 3 | ; NO | |
| FA10 | 7 E | | MOV | A,M | | |
| FA11 | B9 | | CMP | C | ;2ED? | |
| FA12 FA13 | 23 | | INX | H | | |
| FA15 FA15 | 20F0 5E | | JRNZ | ••2 | ; NO | |
| FA16 | 23 | | MOV INX | E,M | ; YES | |
| FA17 | 56 | | MOV | H D,M | | |
| FA18 | EB | | XCHG | D , м | | |
| FA19 | E 9 | | PCHL | | ;GO DOIT! | |
| | | : | | | ,00 2011. | |
| FAlA | 0 E 2 C | GCHAR: | MVI | c,',' | ; PROVIDE OWN | |
| FAIC | CD F009 | | CALL | có | DELIMITER | |
| FAlf | CD F730 | | CALL | KI | GET COMMAND | |
| FA22 | E65F | | ANI | 5 F H | MAKE UPPER CASE | |
| FA24 | 4 F | | MOV | C,A | ; E C H O | |
| FA25 | C3 F009 | | JMP | CO | | |
| | | ; | · · · · · · | | | |
| | Note: peverse | .DEFINE | - | 12, ADDR] | | |
| | | | .WORD | | '>8!''L12''<8,ADDR] | |
| FA28 | ν K | TABLE: | JTBL | CO,CLOU | 1 m [| |
| FA28 | 4F43 | + | .WORD | | ''CO'<8,CLOUT] | |
| 24 | FAFC | · | JTBL | CI,CLEN | | |
| FA2C | 4943 | + | .WORD | | 'CI'<8,CLEN] | |
| 2E | FBII | | JTBL | 00,0P01 | | |
| FA30 | 4F4F | + | .WORD | | 1'00'<8,0POUT] | |
| 32 | FA F5 | | JTBL | OI,OPIN | • | |
| FA34 | 494F | + | .WORD | | 'OI'<8,0PIN] | |
| 36 | FBOC | | JTBL | ON,MOT. | | |
| FA38 | 4 E 4 F | + | .WORD | | !'ON'<8,MOT.ON] | |
| 34 | FB22 | | JTBL | OF, MOT. | | |
| FA3C | 464F | + | .WORD | | 'OF'<8,MOT.OF] | |
| FA40 | 00 | | .BYTE | 0 | | |
| | FB 22 | 5 | | | | |
| -3E | | 3 | | | | |

Extension routines for TDL "SYSTEM MONITOR SOARD". FIXED BLOCK WRITE ROUTINE

- North

| FA41 | E 5 | PUNCH: | PUSH | н | ;SAVE REG'S |
|-------------|---------------------------------------|-------------|--------------|---------|---------------------------------------|
| | D 5 | | PUSH | D | , on the and the |
| FA43 | C 5 | | PUSH | B | |
| FA44 | 11 FCF8 | , | | | ;END OF BUFFER |
| FA47 | 2A FC75 | | LXI | | - |
| FA4A | | | LHLD | R | ; POINTER |
| | 71 | | MOV | | ;SAVE IT |
| FA4B | CD F574 | | CALL | 1. | ;STEP POINTER |
| FA4E | 22 FC75 | | SHLD | I R | ;SAVE POINTER |
| FA51 | DC FA59 | | | h F | ; IF BUFFER FULL |
| FA54 | C 1 | | POP | В | ; RESTORE |
| FA55 | D 1 | | POP | Ð | REG'S |
| FA56 | E 1 | | POP | Ð | , |
| FA57 | 79 | | MOU | | |
| FA58 | C 9 | | RET | A,C | |
| FRJU | 6.9 | | Nei | | |
| PA50 | 00 0037 | ; | -11. B. F. A | | |
| FA59 | CD FB37 | WRTBF: | CALL | SWID | ; START |
| FA5C | 3E51 | | MUI | a 514 | ; U P |
| FASE | D370 | | OUT | | ;DRIVE 1 |
| FA60 | 21 FC79 | | LXI | H PBUFF | ;START OF |
| FA63 | 22 FC75 | | SHLO | PBPTR | ; BUFFER |
| FA66 | CD F5A3 | | CALL | LEAD | • |
| FA69 | CD F5A3 | | CALL | LEAD | |
| FAGC | CD F59E | | CALL | MARK | |
| FAGF | 0E16 | | MUI | C 3 | ; SYNC |
| FA71 | CD FOOC | | • | | , 5140 |
| FA74 | 4E | | CALL | PO | 677 - 611 4 D 4 6 7 D D |
| | | ••W: | MOU | CIM | ;GET CHARACTER |
| FA75 | CD FOOC | | CALL | PO | ; TO CASSET |
| FA78 | CD F574 | | CAU | Itilo | ;TEST FOR END |
| FA7B | 30F7 | | JENC | i w | ; NOPE |
| FA7D | 0E16 | | MVI | С | ;WRITE |
| FA7F | CD FOOC | | CALL | PO | ; END-MARK |
| FA82 | CD F59E | | CALL | MARK | DON'T STOMP ON SYNC |
| FA85 | C3 FB2A | | JMP | stop | STOP TAPES |
| | · · · · · · · · · · · · · · · · · · · | ; | | | • • • • • • • • • • • • • • • • • • • |
| FA88 | F 5 | , NOSYN: | Р | | |
| FA89 | CD FB2A | | CALL | stop | ;SHUT DOWN |
| FA8C | F1 | | Pop | psw | JOHOT DOWN |
| | | | | - | |
| FA8D | C3 F01E | | JMP | TRAP | |
| | | ; | | | |
| FA90 | CD FB2A | ABORT: | CALL | Stop | ;SHUT DOWN |
| FA93 | C3 F464 | | JMP | ERROR | |
| | | ; | | | |
| FA96 | CD F006 | RIFF: | CALL | RT | GET READER CHARACTER |
| FA99 | 38F5 | | JRC | ABORT | ABORT ON CARRY |
| FA9B | BA | | C | E E | TEST D |
| FA9C | C 9 | | RET | نيە | , |
| | - / | • | | | |
| | | ; | | | |
| | | | | | |

. •

1

TDL Z80 RELOCATING/LINKING ASSEMBLER E12011-0300 03/22/78 12:00:00 Extension routines for TDL "SYSTEM MONITOR BOARD". FIXED BLOCK READ ROUTINE

| FA9D | E 5 | READ: | PUSH | н | ;SAVE REG'S |
|-------|---------|--------|-----------|-----------|--------------------|
| FA9E | D 5 | | PUSH | D | • |
| FA9F | C 5 | | PUSH | В | 3. |
| FAAO | 11 FD79 | RD1: | LXI | D.RBEND- | +1 ; END OF BUFFER |
| FAA3 | 2A FC77 | | LHLD | RBPTR | POINTER |
| FAA6 | 7 E | | MOV | A,M | GET CHARACTER |
| FAA7 | F 5 | | PUSH | PSW | SAVE IT |
| FAA8 | CD F574 | | CALL | HILO | STEP POINTER |
| FAAB | 22 FC77 | | SHLD | RBPTR | SAVE POINTER |
| FAAE | 3006 | | JRNC | • • RD2 | |
| FABO | CD FABC | | CALL | RDBUF | • |
| FAB3 | F 1 | | POP | PSW | CLEAR GARBAGE |
| FAB4 | 18EA | | JMPR | ••RD1 | GET CHARACTER |
| FAB6 | F 1 | RD2: | | PSW | RESTORE REG'S |
| FAB7 | C1 | | POP | B | • |
| FAB8 | D 1 | | POP | D | |
| FAB9 | E 1 | | POP | H | |
| FABA | B 7 | | ORA | A | ;CLEAR FLAG |
| FABB | C 9 | | RET | | , |
| | | : | | | |
| FABC | CD FB37 | RDBUF: | CALL | SWIO | ; START |
| FABF | 3E50 | | MVI | A,50H | UP |
| FAC1 | D374 | | OUT | RCSS | DRIVE O |
| FAC3 | 21 FCF9 | | LXI | | BUFFER START |
| FAC6 | 16FF | | MVI | D,OFFH | START-OF-FILE |
| FAC8 | 0604 | ••RD0: | | В,4 | FIND 4 |
| FACA | CD FA96 | RD1: | CALL | RIFF | |
| FACD | 20F9 | | JRNZ | RDO | |
| FACF | 10F9 | | DJNZ | RD1 | |
| FAD1 | 1616 | | MVI | D, SYN | ;FILE SYNC |
| FAD3 | CD FA96 | RD2: | CALL | RIFF | WAIT FOR FILE |
| FAD6 | 20FB | | JRNZ | • • RD2 | |
| FAD8 | 11 FD78 | | LXI | | ;END OF BUFFER |
| FADB | CD F006 | RD3: | | RI | GET CHARACTER |
| FADE | 38B0 | | JRC | ABORT | ; MANUAL ABORT |
| FAEO | 77 | | MOV | M,A | ; SAVE IT |
| FAE 1 | CD F574 | | CALL | HILO | TEST FOR END |
| FAE4 | 30F5 | | JRNC | | ; NOPE |
| FAE 6 | CD F006 | | CALL | RI | GET END MARK |
| FAE9 | FE16 | | CPI | SYN | CHECK FOR END |
| FAEB | 209B | | JRNZ | NOSYN | BLOCK ERROR |
| FAED | 21 FCF9 | | LXI | H,RBUFF | |
| FAFO | 22 FC77 | | SHLD | RBPTR | ; POINTER |
| FAF3 | 1835 | | JMPR | STOP | ;STOP TAPES |
| | | | ~ * * * * | ~ ~ ~ ~ ~ | , |

,

TDL Z80 RELOCATING/LINKING ASSEMBLER E12011-0300 03/22/78 12:00:00 Extension routines for TDL "SYSTEM MONITOR BOARD". UTILITY AND SUPPORT ROUTINES

.

| FAF5 | 21 FC79 | OPOUT: | LXI | H,PBUFF | :RESET |
|------|---------|---------|------|---------|-------------------|
| FAF8 | 22 FC75 | | SHLD | PBPTR | BUFFER |
| FAFB | C 9 | | RET | | , |
| | | ; | | - | |
| FAFC | 2A FC75 | CLOUT: | LHLD | PBPTR | ; POINTER |
| FAFF | 11 FCF8 | | LXI | | END OF BUFFER |
| FBO2 | 3600 | CL: | MVI | м,О | CLEAR |
| FBO4 | CD F574 | | CALL | HILO | REST OF |
| FB07 | 30F9 | | JRNC | CL | BUFFER |
| FBO9 | C3 FA59 | | JMP | WRTBF | AND OUTPUT |
| | | ; | | | - |
| FBOC | CD FB11 | OPIN: | CALL | CLEN | ;SET EMPTY |
| FBOF | 18AB | | JMPR | RDBUF | FILL BUFFER |
| | | ; | | | |
| FB11 | 21 FCF9 | CLEN: | LXI | H,RBUFF | ;RESET |
| FB14 | 22 FC77 | | SHLD | RBPTR | TO FULL |
| FB17 | E 5 | | PUSH | H | SAVE IT |
| FB18 | 361A | | MVI | M,1AH | ₽Z (EOF) |
| FB1A | D 1 | | POP | D | OVERLAP |
| FB1B | 13 | | INX | D | MOVE |
| FB1C | 01 007F | | LXI | B,BSIZE | • |
| FB1F | EDBO | | LDIR | • | ;FILL BUFFER |
| FB21 | C 9 | | RET | | • |
| | | ; | | | , |
| FB22 | 3E50 | MOT.ON: | MVI | A,50H | ; START |
| FB24 | D374 | · . | OUT | RCSS | |
| FB26 | 3 C | | INR | A | ; START |
| FB27 | D370 | | OUT | TTS | DRIVE 1 (RECORD) |
| FB29 | C 9 | | RET | | • |
| | | ; | | | |
| FB2A | 3A FC74 | STOP: | LDA | IOSAV | ; RESTORE |
| FB2D | D376 | | OUT | IOBYT | I/O BYTE |
| FB2F | 3E10 | MOT.OF: | MVI | A,10H | STOP |
| FB31 | D374 | | OUT | RCSS | DRIVE O (PLAY) |
| FB33 | 3 C | | INR | A | STOP |
| FB34 | D370 | | OUT | TTS | DRIVE 1 (RECORD) |
| FB36 | C 9 | | RET | | • |
| | | ; | | | |
| FB37 | DB76 | SWIO: | IN | IOBYT | ;GET I/O BYTE |
| FB39 | 32 FC74 | | STA | IOSAV | SAVE IT |
| FB3C | E6C3 | | ANI | 0C3H | MASK READER/PUNCH |
| FB3E | F628 | | ORI | 028H | ;SET TO |
| FB40 | D376 | | OUT | IOBYT | ; CASSETTE |
| FB42 | C 9 | | RET | | |
| | | ; | - | | |
| | | - | | | k |

,

TDL Z80 RELOCATING/LINKING ASSEMBLER E12011-0300 03/22/78 12:00:00 Extension routines for TDL "SYSTEM MONITOR BOARD". BYTE MOVER ROUTINE FOR ZAPPLE

;.

;

;

3

WRITTEN BY JOHN MONTAGNA

; THIS ROUTINE WILL PROGRAM A BYTE SAVER ; ADDRESSED AT LOCATION 'BASE'. A PROM ; NUMBER (0-7) IS REQUIRED ALONG WITH A DATA ; PICK UP ADDRESS. THIS ROUTINE ASSUMES 1K ROMS.

; *NOTE: ANY UNUSED PORTION OF THE 1K BLOCK SHOULD ; BE FILLED WITH 'FF' USING THE FILL COMMAND.

| | / | • | | | |
|--------------|-----------|--------------|------------|-----------|---------------------------------------|
| F.B43 | 21 FBCE | PGM: | LXI | H,MSG1 | |
| FB46 | 0,600 | | MVI | B,MSG1L | |
| FB48 | CD F452 | | CALL | TOM | |
| FB4B | CD F540 | | CALL | EXPR | GET BASE OF BYTESAVER |
| FB4E | El | | POP | Н | , |
| FB4F | D9 | | EXX | | ;SAVE IN HL' |
| FB50 | 21 FBDA | MORE: | LXI | H,MSG2 | , |
| FB53 | 0613 | | MVI | B,MSG2L | |
| FB55 | CD F452 | | CALL | TOM | |
| FB58 | CD F60A | | CALL | | ;GET KEYBOARD |
| | D 8 | | RC | | ;CR ENTERED, QUIT |
| FB5C | D630 | | SUI | '0' | LOOKING FOR A NUMBER |
| FB5E | 3806 | | JRC | E R | ;TOO SMALL |
| FB60 | 57 | | MOV | D,A | ;SAVE IN D |
| FB61 | E6F8 | | ANI | -, #7H | BETWEEN O & 7 |
| FB63 | CC F60A | | CZ | РСНК | GET DELIMTER |
| FB66 | C2 F464 | • • E R : | | ERROR | ;NOT DELIMITER, ABORT |
| FB69 | CD F540 | •••• | CALL | EXPR | GET THE ADDRESS |
| FB6C | D9 | | EXX | DATA | GET PROM BOARD START |
| FB6D | E 5 | | PUSH | н | , GEL FROM BOARD START |
| FB6E | D 9 | | EXX | | · · · · · · · · · · · · · · · · · · · |
| FB6F | El | | POP | Н | |
| FB70 | 01 0400 | | LXI | | ;ONE THOUSAND |
| FB73 | 14 | | INR | D,4001 | , ONE THOUSAND |
| FB74 | 15 | | DCR | D | ;TEST FOR ZERO |
| FB75 | 2804 | | JRZ | SKIP | ;TEST FOR FINISHED |
| FB77 | 09 | ••LP: | DAD | B | |
| FB78 | 15 | •• • • • • • | DAD DCR | - | ;ADD # OF K'S |
| FB79 | 20FC | | | D | ;DONE ONE MORE |
| FB7B | E5 | 0 K T D . | JRNZ | . LP | |
| FB7C | 21 FBC5 | SKIP: | PUSH | H | ; SAVE PUT DOWN ADDR. |
| FB7C FB7F | 0609 | | LXI | | ; POINT TO MESSAGE |
| FB81 | CD F452 | | MVI | - | ;# OF CHARS |
| FB84 | | | CALL | TOM | ;SEND MESSAGE |
| | CD F8F4 | | CALL | WAIT | |
| FB87 | CD F512 | | CALL | CRLF | |
| FB8A | El | | POP | | ; PUT DOWN ADDRESS |
| FB8B | D1 | | POP | D | ; PICK UP ADDRESS |
| FB8C | 3E32 | | MVI | A,50 | ;DO THIS 50 TIMES |
| FB8E | F 5 | LOOP2: | PUSH | PSW | ;SAVE COUNT |
| FB8F | D 5 | | PUSH | D | ;SAVE PICK UP |
| FB90 | E 5 | | PUSH | Н | ;SAVE PUT DOWN |
| FB91 | FD21 0400 | | LXI | | ;1K MUST MATCH |
| FB95 | 01 0400 | | LXI | в,400н | ;HOW MANY LOCATIONS |
| | | | | | |

PAGE 17

TDL Z80 RELOCATING/LINKING ASSEMBLER E12011-0300 03/22/78 12:00:00 Extension routines for TDL "SYSTEM MONITOR BOARD". BYTE MOVER ROUTINE FOR ZAPPLE

| FB98 | 1.4 | LOOP3: | LDAX | D | ; PICKUP |
|---------|------------------------|-------------|--------|----------|----------------------|
| FB99 | 77 | | MOV | M,A | PUT DOWN |
| FB9A | BE | | CMP | M | VERIFY PUT DOWN |
| FB9B | 2002 | | JRNZ | SKIP2 | ;NO GOOD? |
| FB9D | FD2B | | DCX | Y | YES GOOD |
| FB9F | 13 | SKIP2: | INX | D | ,120 0002 |
| FBAO | 23 | 0 | INX | H | |
| FBA1 | OB | | DCX | B | |
| FBA2 | 78 | | MOV | A,B | ;TEST FOR FINISHED |
| FBA3 | B1 | | ORA | C, D | WITH THIS PASS |
| FBA4 | 20F2 | | JRNZ | LOOP3 | , with fully indo |
| FBA6 | El | | POP | H | |
| FBA7 | D1 | | POP | D | |
| FBA8 | F1 | | POP | PSW | |
| FBA9 | 3 D | | | | DANE ANE VORE DAGE |
| FBAA | | | DCR | A | ; DONE ONE MORE PASS |
| | FD2B | | DCX | Y | ;TEST FOR A 100% |
| FBAC | FD29 | | DADY | Y | ; MATCH ON THIS PASS |
| FBAE | 20DE | | JRNZ | LOOP2 | ;DO ANOTHER PASS |
| FBBO | 21 FBF7 | | LXI | H,ERMSG | |
| FBB3 | 0609 | | MVI | B,ERMSGI | |
| FBB5 | D4 F452 | | CNC | | ;CALL IF ERROR |
| FBB8 | 21 FBED | | LXI | H,MSG3 | |
| FBBB | 060A | | MVI | B,MSG3L | |
| FBBD | CD F452 | | CALL | TOM | |
| FBCO | CD F8F4 | | CALL | WAIT | ;WAIT FOR CR |
| FBC3 | 188B | | JMPR | MORE | · |
| | | ; | | | |
| FBC5 | ODOA | MSG0: | .BYTE | CR,LF | |
| FBC7 | 5357204F4E07 | | .ASCII | #SW ON-# | ŧ |
| 0009 | SW-ON | MSGOL | =MSG(| 0 | |
| | | ; | | | |
| FBCE | 0 D O A | MSG1: | . BYTE | CR,LF | • |
| FBDO | 424153452041 BASE-A | | .ASCII | #BASE AD |)DR:# |
| 0.0 0 C | BASE-A | MSG1L | =MSGI | | |
| | | ; | | | |
| FBDA | ODOA | MSG2: | .BYTE | CR,LF | |
| FBDC | 4E4D42522026 | | .ASCII | | DATA ADDR:" |
| 0013 | $VMBR-\xi$ | MSG2L | =MSG2 | | |
| | • | ; | | - | |
| FBED | ODOA | MSG3: | BYTE | CR,LF | |
| FBEF | 5357204F4646 | | .ASCII | • | -# |
| A000 | SW-OFF | MSG3L | =MSG3 | | - |
| | | ; | + nou. | - | |
| FBF7 | ODOA . | , ERMSG: | BYTE | CR, LF | |
| FBF9 | 2A4241442A | | .ASCII | • | |
| FBFE | 0,DOA | | .BYTE | CR, LF | |
| 0009 | v,øva | ERMSGL | =ERMS | • | |
| | | | EKMI | 9.9 | |
| | | ; | | | |
| | | ; | | | |
| | | | | | |

PAGE 18

TDL Z80 RELOCATING/LINKING ASSEMBLER E12011-0300 03/22/78 12:00:00 Extension routines for TDL "SYSTEM MONITOR BOARD". READ/WRITE (RAM) STORAGE DEFINITIONS

| | | ; | |
|--------------|---|---------|---|
| | • | ; | +++ DATA STORAGE (RAM) SECTION +++ |
| | | ; | |
| FCOO | | .LOC | ROM+400H |
| FCOO | | ; | י מעזמ |
| FC00 FC03 | | | BLKB 3 ;* |
| FC05 | | | .BLKB 3 ;* .BLKB 3 ;* |
| FC00 FC09 | | | .BLKB 3 ;USED BY BUFFERED CASSETTE |
| FCOC | | | .BLKB 3 ;* |
| FCOC | | | .BLKB 3 ;USED BY BUFFERED CASSETTE |
| FC12 | | | .BLKB 3 ;* |
| FC12 FC15 | | | .BLKB 3 ; PERMANENTLY ASSIGNED TO VDB |
| FC15 FC18 | | | BLKB 3 ;* |
| FCIB | | | .BLKB 3 ;USER DEFINED "I" COMMAND |
| FCIE | | | .BLKB 3 ;USER DEFINED "K" COMMAND |
| FC21 | | | .BLKB 3 ;USER DEFINED "O" COMMAND |
| 1021 | | · | . DIRB 5,00ER DEFINED 6 60mmand |
| | | • | |
| FC24 | | BUFF: | .BLKB 80 ;VDB BUFFER STORAGE |
| | | : | ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, |
| | | ; | |
| | | • • • • | +++ BUFFERED CASSETTE STORAGE AREAS +++ |
| | | | .BLKB 1 ; I/O BYTE STORAGE .BLKB 2 ; PUNCH BUFFER POINTER .BLKB 2 ; READ BUFFER POINTER |
| FC74 | | IOSAV: | .BLKB 1 : I/O BYTE STORAGE |
| FC75 | | PBPTR: | .BLKB 2 ; PUNCH BUFFER POINTER |
| FC77 | | RBPTR: | .BLKB 2 ;READ BUFFER POINTER |
| | | •• | |
| FC79 | | PBUFF: | .BLKB BSIZE ; PUNCH BUFFER |
| FCF8 | | PBEND | · |
| - | | ; | |
| FCF9 | | RBUFF: | .BLKB BSIZE ;READ BUFFER |
| FD78 | | RBEND | = RBUFF+BSIZE-1 |
| | | ; | |
| | | END | |
| | | | |

TDL Z80 RELOCATING/LINKING ASSEMBLER E12011-0300 03/22/78 12:00:00 Extension routines for TDL "SYSTEM MONITOR BOARD". +++++ SYMBOL TABLE +++++

| ABORT | | | | | | | |
|--------|------|--------|------|--------|------|--------|------|
| DRT | FA90 | ADISP | F8C5 | BEL | 0007 | BLK | F488 |
| ВS | 0008 | BSIZE | 0080 | BUFF | FC24 | CI | F003 |
| CIU | F824 | CIULOC | FCOO | CLEN | FB11 | CLIN | F9D7 |
| CLOUT | FAFC | CNTL | F968 | CO | F009 | COU | F82D |
| COULOC | FC03 | CR | 000D | CRLF | F512 | CSU | F836 |
| CSULOC | FC18 | DC1 | 0011 | DC2 | 0012 | DC3 | 0013 |
| DC4 | 0014 | DEL | 007F | ERMSG | FBF7 | ERMSGL | 0009 |
| ERROR | F464 | EXPR | F540 | FF | 000C | GCHAR | FAIA |
| GTMD | F9CE | HILO | F574 | INIT | F8B4 | 10 | 0070 |
| IOBYT | 0076 | IOSAV | FC74 | IUCMND | FC1B | KBIN | F9E4 |
| KBSTS | F9ED | KI | F730 | KUCMND | FClE | KUSER | F85E |
| LEAD | F5A3 | LF | A000 | LO | FOOF | LOLLOC | FC12 |
| LOOP2 | FB8E | LOOP3 | FB98 | LOU | F846 | LOULOC | FC15 |
| LTBL | F794 | MAIN | F912 | MARK | F59E | MDBIT | 0080 |
| MORE | FB50 | MOT.OF | FB2F | MOT.ON | FB22 | MSGO | FBC5 |
| MSGOL | 0009 | MSG1 | FBCE | MSG1L | 000C | MSG2 | FBDA |
| MSG2L | 0013 | MSG3 | FBED | MSG3L | A000 | NOSYN | FA88 |
| OFF | FFFF | OPIN | FBOC | OPOUT | FAF5 | OUCMND | FC21 |
| PBEND | FCF8 | PBPTR | FC75 | PBUFF | FC79 | РСНК | F60A |
| PGM | FB43 | PO | FOOC | POPLOC | FCOC | POULOC | FCOF |
| PUNCH | FA41 | RBEND | FD78 | RBPTR | FC77 | RBUFF | FCF9 |
| RCSS | 0074 | RDBUF | FABC | READ | FA9D | RI | F006 |
| RIFF | FA96 | RIPLOC | FC06 | RIULOC | FC09 | ROM | F800 |
| SCROL | F935 | SKIP | FB7B | SKIP2 | FB9F | SMB. | 0001 |
| START | F000 | STOP | FB2A | SWIO | FB37 | SYN | 0016 |
| TABLE | FA28 | TEST | F83F | TFORM | F9F5 | TI | F736 |
| | F452 | TRAP | FOIE | TTS | 0070 | UTAB | F880 |
| ŪTLTY | F9FA | VDB | F900 | VDBCTL | 009C | VDBDAT | 009D |
| VDBGMK | | VDBK.D | 009F | VDBK.S | 009E | VDBMRF | 0080 |
| VDBMRR | 00E2 | VDBRES | 00E3 | VDBXCR | | VDBYCF | 0000 |
| VDBYCR | | VDB%AP | 0000 | VDBZBE | 0001 | VDB%DC | 0004 |
| VDB%DD | 0005 | VDB%ID | 0003 | VDB%IS | 0002 | WAIT | F8F4 |
| WRTBF | FA59 | ZAPPLE | F000 | VID | | | |

.

SMB2 Parts List

Quantity Description

| 2 SN741500 HEX inverter U28 1 SN741508 QUAD 2-AND U30 1 SN741533 QUAD 2-NOR 0C buffer U27 1 SN741533 QUAD 2-NOR 0C buffer U27 1 SN741533 QUAD D-Tlip flop U35 1 SN741534 QUAD D-Tlip flop U33 4 SN7415244 COTAL bus driver U13,U14,U19,U20 2 SN7415258 QUAD 2-MPX 3-5 1 TIL 113 Opto-coupler U31 1 LM 339 QUAD RS-232 1 SN75189 (1489) 1 SN75189 (1489) 1 Motorola MC68050 ACIA (serial) 1 Motorola MC6810 ACM U1 (or c28050M) I IMTEL 2114 1 Motorola MC6810 U21 2 INTEL 2114 Static NAM U5 3 Motorola MC6810 | 2 | SN74LS00 QUAD 2-NAND U34,U36 |
|--|---------------|--|
| I SN74LS74 DUAL Deflip flop U35 1 SN74LS74 DUAL Deflip flop U35 1 SN74LS244 OCTAL bus driver U13,U14,U19,U20' 2 SN74LS258 QUAD 2-MPX 3-5 INV U4, U5 1 TIL 113 Opto-coupler U31 1 1 LM 39 QUAD Analog comparator U37 1 SN75188 (1488) QUAD RS-232 driver U26 1 Motorola MC6820 PIA (parallel) U18 3 Motorola MC6820 PIA (parallel) U10-U12 1 Motorola MC6820 AC (parallel) U10 U10-U12 1 Motorola MC6820 AC (parallel) U10 U10-U12 1 Motorola MC6820 AC (parallel) U10-U12 Interval 1 INTEL 2114 Static IO24X8 ROM | 1 | CN741500 GOND 2 MARD 0347030 |
| I SN74LS74 DUAL Deflip flop U35 1 SN74LS74 DUAL Deflip flop U35 1 SN74LS244 OCTAL bus driver U13,U14,U19,U20' 2 SN74LS258 QUAD 2-MPX 3-5 INV U4, U5 1 TIL 113 Opto-coupler U31 1 1 LM 39 QUAD Analog comparator U37 1 SN75188 (1488) QUAD RS-232 driver U26 1 Motorola MC6820 PIA (parallel) U18 3 Motorola MC6820 PIA (parallel) U10-U12 1 Motorola MC6820 AC (parallel) U10 U10-U12 1 Motorola MC6820 AC (parallel) U10 U10-U12 1 Motorola MC6820 AC (parallel) U10-U12 Interval 1 INTEL 2114 Static IO24X8 ROM | 1 | SN74LBO4 IIBA INVELCEL 020 |
| I SN74LS74 DUAL Deflip flop U35 1 SN74LS74 DUAL Deflip flop U35 1 SN74LS244 OCTAL bus driver U13,U14,U19,U20' 2 SN74LS258 QUAD 2-MPX 3-5 INV U4, U5 1 TIL 113 Opto-coupler U31 1 1 LM 39 QUAD Analog comparator U37 1 SN75188 (1488) QUAD RS-232 driver U26 1 Motorola MC6820 PIA (parallel) U18 3 Motorola MC6820 PIA (parallel) U10-U12 1 Motorola MC6820 AC (parallel) U10 U10-U12 1 Motorola MC6820 AC (parallel) U10 U10-U12 1 Motorola MC6820 AC (parallel) U10-U12 Interval 1 INTEL 2114 Static IO24X8 ROM | 1 | SN74LS00 QORD 2-RND 000 SN74LS00 QORD 2-RND 000 |
| 1 SN74LS74 DUAL D-flip flop U35 1 SN74LS26 QUAD D-flip flop U33 4 SN74LS28 QUAD D-flip flop U33 4 SN74LS28 QUAD 2-MSN 3-5 INV U4, U5 1 TIL 113 Opto-coupler U31 L 1 M 339 QUAD Analog comparator U37 1 LM 339 QUAD Analog comparator U25 1 SN75188 (1488) QUAD RS-232 driver U25 1 SN75188 (1489) QUAD RS-232 Receiver U26 1 Motorola MC6820 PIA (parallel) U18 3 Motorola MC6820 PIA (parallel) U18 4 Motorola MC6850 ACIA (serial) U10-U12 1 Motorola MC6820 PIA (parallel) U18 3 Motorola MC6850 ACIA (serial) U10-U12 1 Motorola MC6820 PIA (parallel) U18 3 Motorola MC6820 PIA (serial) U10-U12 1 Mostek MK34038M Mask ROM U1 1 INTEL 2708 UV erasable 1024x8 ROM U2 2 INTEL 2708 UV erasable 1024x8 ROM U2 2 INTEL 2708 UV erasable 1024x8 ROM U2 3 SN74LS130 Bual decoder 2 line-4 line U24 4 Resistor SIP 10 pin 9 resistor 4.7K ohm RN1-RN4 2 (Signal) diodes CR1,CR2 | 1 | SN74LS32 QUAD 2-OR . 025 SN74LS33 OHAD 2-NOP OC buffer H27 |
| 1 SN74LS175 QUAD D-flip flop U33 4 SN74LS244 OCTAL bus driver U13,U14,U19,U20 2 SN74LS258 QUAD 2-MPX 3-5 INV U4, U5 1 TIL 113 Opto-coupler U31 1 L1 30 QUAD Analog comparator U37 1 SN75188 (1488) QUAD RS-232 driver U25 1 SN75189 (1489) QUAD RS-232 Receiver U26 1 Motorola 14411 Baud rate generator U17 1 Motorola MC6820 PIA (parallel) U18 3 Motorola MC6820 PIA (parallel) U10-U12 1 Motorola MC6820 PIA (parallel) U10-U12 1 Motorola MC6820 PIA (parallel) U10-U12 1 Motorola MC6820 PIA (parallel) U18 3 Motorola MC6820 PIA (parallel) U18 1 Motorola MC6820 PIA (parallel) U17 1 Motorola MC6820 PIA (parallel) U18 3 Motorola MC6820 PIA (parallel) U18 1 (or c28050M) 1 INTEL 2708 UV erasable 1024x8 ROM U2 2 INTEL 2708 UV erasable 1024x4 RAM U6,U8 (or AMD/INTERSIL/MOTOROLA 6614) 10 1 4047 CMOS Multivibrator U39 1 SN74LS138 Decoder 3 line-8 line 0 SN74LS139 Dual decoder 2 line- | 1 | SN74LSSS URD 2-NOR OC DULLEL 027 |
| 1 SN74LS175 QUAD D-flip flop U33 4 SN74LS244 OCTAL bus driver U13,U14,U19,U20 2 SN74LS258 QUAD 2-MPX 3-5 INV U4, U5 1 TIL 113 Opto-coupler U31 1 L1 30 QUAD Analog comparator U37 1 SN75188 (1488) QUAD RS-232 driver U25 1 SN75189 (1489) QUAD RS-232 Receiver U26 1 Motorola 14411 Baud rate generator U17 1 Motorola MC6820 PIA (parallel) U18 3 Motorola MC6820 PIA (parallel) U10-U12 1 Motorola MC6820 PIA (parallel) U10-U12 1 Motorola MC6820 PIA (parallel) U10-U12 1 Motorola MC6820 PIA (parallel) U18 3 Motorola MC6820 PIA (parallel) U18 1 Motorola MC6820 PIA (parallel) U17 1 Motorola MC6820 PIA (parallel) U18 3 Motorola MC6820 PIA (parallel) U18 1 (or c28050M) 1 INTEL 2708 UV erasable 1024x8 ROM U2 2 INTEL 2708 UV erasable 1024x4 RAM U6,U8 (or AMD/INTERSIL/MOTOROLA 6614) 10 1 4047 CMOS Multivibrator U39 1 SN74LS138 Decoder 3 line-8 line 0 SN74LS139 Dual decoder 2 line- | 1 | SN74LS74 DUAL DETTIP TTOP 055 |
| 1 TIL 113 Opto-coupler U31 1 LM 339 QUAD Analog comparator U37 1 SN75188 (1488) QUAD RS-232 Griver U25 1 SN75189 (1489) QUAD RS-232 Receiver U26 1 Motorola MC6820 PIA (parallel) U18 3 Motorola MC6850 ACIA (serial) U10-U12 1 Motorola MC6850 ACIA (serial) U10-U12 1 Motorola MC6850 ACIA (serial) U10-U12 1 Mostek MK34038N Mask ROM U1 (or c28050M) (or c28050M) 1 INTEL 2708 UV erasable 1024x8 ROM U2 2 INTEL 2114 Static 1024x4 RAM U6,U8 (or AMD/INTERSIL/MOTOROLA 6614) (or AMD/INTERSIL/MOTOROLA 6614) 1 4047 CMOS Multivibrator U39 1 SN74LS138 Decoder 3 line-8 line U15,U16,U22,U23,U32 1 1 SN74LS139 Dual decoder 2 line-4 line U24 4 Resistor SIP 10 pin 9 resistor 4.7K ohm RN1-RN4 2 (Signal) diodes CR1,CR2 2 Resistor 100 ohm R1 1 Resistor 12, R16 1 Resistor 1, ZK R16 1 Resistor 1, ZK R16 1 Resistor 10 Ohm R1 1 | 1 | SN74LB00 UVAD Z=AUR US0 |
| 1 TIL 113 Opto-coupler U31 1 LM 339 QUAD Analog comparator U37 1 SN75188 (1488) QUAD RS-232 Griver U25 1 SN75189 (1489) QUAD RS-232 Receiver U26 1 Motorola MC6820 PIA (parallel) U18 3 Motorola MC6850 ACIA (serial) U10-U12 1 Motorola MC6850 ACIA (serial) U10-U12 1 Motorola MC6850 ACIA (serial) U10-U12 1 Mostek MK34038N Mask ROM U1 (or c28050M) (or c28050M) 1 INTEL 2708 UV erasable 1024x8 ROM U2 2 INTEL 2114 Static 1024x4 RAM U6,U8 (or AMD/INTERSIL/MOTOROLA 6614) (or AMD/INTERSIL/MOTOROLA 6614) 1 4047 CMOS Multivibrator U39 1 SN74LS138 Decoder 3 line-8 line U15,U16,U22,U23,U32 1 1 SN74LS139 Dual decoder 2 line-4 line U24 4 Resistor SIP 10 pin 9 resistor 4.7K ohm RN1-RN4 2 (Signal) diodes CR1,CR2 2 Resistor 100 ohm R1 1 Resistor 12, R16 1 Resistor 1, ZK R16 1 Resistor 1, ZK R16 1 Resistor 10 Ohm R1 1 | 4 . A | SN74LS175 QUAD Dellip LIOP 055 |
| 1 TIL 113 Opto-coupler U31 1 LM 339 QUAD Analog comparator U37 1 SN75188 (1488) QUAD RS-232 driver U25 1 SN75189 (1489) QUAD RS-232 Receiver U26 1 Motorola MC6820 PIA (parallel) U18 3 Motorola MC6850 ACIA (serial) U10-U12 1 Motorola MC6850 ACIA (serial) U10-U12 1 Motorola MC6850 ACIA (serial) U10-U12 1 Mostek MK34038N Mask ROM U1 (or c28050M) INTEL 2114 Static 1024x4 RAM U6,U8 (or AMD/INTERSIL/MOTOROLA 6614) (or AMD/INTERSIL/MOTOROLA 6614) 1 4047 CMOS Multivibrator U39 1 SN74LS138 Decoder 3 line-8 line U15,U16,U22,U23,U32 SN74LS139 Dual decoder 2 line-4 line U24 4 Resistor SIP 10 pin 9 resistor 4.7K ohm RN1-RN4 2 (Signal) diodes CR1,CR2 2 Resistor 100 ohm R1 1 Resistor 12, R16 1 Resistor 1, ZR R16 2 Resistor 1, ZR R16 1 Resistor 1, ZR R16 1 Resistor 1, ZR R16 1 Resistor 100 K R3 1 Resistor 100 K R1 1 < | 4 0 | SN74LS244 UCIAL DUS ULIVEL ULS, UL4, ULS, UL4, ULS, UL4 |
| 1 LM 339 QUAD Analog comparator U37 1 SN75188 (1488) QUAD RS-232 driver U25 1 SN75189 (1489) QUAD RS-232 Receiver U26 1 Motorola 14411 Baud rate generator U17 1 Motorola MC6820 PIA (parallel) U18 3 Motorola MC6820 PIA (parallel) U10-U12 1 Motorola MC6820 PIA (parallel) U10-U12 1 Motorola MC6850 ACIA (serial) U10-U12 2 INTEL 2708 UV erasable 1024x8 ROM U2 2 INTEL 2114 Static 1024x4 RAM U6,U8 4 Gordandi Ando U2 5 SN74LS138 Decoder 3 line-8 line U15,U16,U22,U23,U32 I 1 SN74LS139 Dual decoder 2 line-4 line U24 4 Resistor SIP 10 pin 9 resistor 4.7K ohm 1 Resistor 10 ohm R1 1 Resistor 1.2K R1 | | $\frac{112}{20} \frac{112}{20} \frac{112}{20$ |
| 1 SN75188 (1488) QUAD RS-232 driver U25 1 SN75189 (1489) QUAD RS-232 Receiver U26 1 Motorola 14411 Baud rate generator U17 1 Motorola MC6820 PIA (parallel) U18 3 Motorola MC6850 ACIA (serial) U10-U12 1 Mostek MK34038N Mask ROM U1 (or c28050M) 1 INTEL 2708 UV erasable 1024x8 ROM U2 2 INTEL 2114 Static 1024x4 RAM U6,U8 (or AMD/INTERSIL/MOTOROLA 6614) 1 4047 CMOS Multivibrator U39 1 SN74LS138 Decoder 3 line-8 line U15,U16,U22,U23,U32 1 SN74LS139 Dual decoder 2 line-4 line U24 4 Resistor SIP 10 pin 9 resistor 4.7K ohm RN1-RN4 2 (Signal) diodes CR1,CR2 2 Resistor 100 ohm R1 1 Resistor 12, K R16 1 Resistor 1, ZK R16 1 Resistor 2, ZK R18 2 Resistor 10 K R3 1 Resistor 100K R11 1 Resistor 100K R11 1 Resistor 100K R11 1 Resistor 10 K R1 2 Resistor 10 K R1 3 Resistor 10 K R1 4 Resistor 10 K R1 | | |
| 1 SN75189 (1489) QUAD RS-232 Receiver U26 1 Motorola 14411 Baud rate generator U17 1 Motorola MC6820 PIA (parallel) U18 3 Motorola MC6820 PIA (parallel) U18 3 Motorola MC6820 PIA (parallel) U18 3 Motorola MC6820 PIA (parallel) U10-U12 1 Motorola MC6820 PIA (parallel) U10-U12 2 INTEL 2114 Static 1024x4 RAM U6,U8 (or AMD/INTERSIL/MOTOROLA 6614) 12 1 AUTONO MULivibrator U39 1 SN74LS138 Decoder 3 line-8 line 1 Goldender 2 line-4 line U24 4 Resistor SIP 10 pin 9 resistor 4.7K ohm 1 Resistor 100 ohm R1 1 | | |
| <pre>1 Mostek MK34038N Mask ROM U1 (or c28050M) 1 INTEL 2708 UV erasable 1024x8 ROM U2 2 INTEL 2114 Static 1024x4 RAM U6,U8 (or AMD/INTERSIL/MOTOROLA 6614) 1 4047 CMOS Multivibrator U39 5 SN74LS30 8-NAND U21 5 SN74LS138 Decoder 3 line-8 line U15,U16,U22,U23,U32 1 SN74LS139 Dual decoder 2 line-4 line U24 4 Resistor SIP 10 pin 9 resistor 4.7K ohm RN1-RN4 2 (Signal) diodes CR1,CR2 2 Resistor 24.9K 1% R4,R5 1 Resistor 100 ohm R1 1 Resistor 820 ohm R17 5 Resistor 1.2K R16 1 Resistor 1.2K R18 2 Resistor 1.2K R18 2 Resistor 100K R3 1 Resistor 100K R3 1 Resistor 1.0K R3 1 Resistor 4.7K ohm R13,R14 1 Resistor 1.2K R16 1 Resistor 4.7K ohm R13,R14 1 Resistor 1.2K R16 1 Resistor 1.0K R11 1 Resistor 1.0K R1 1 Resistor 1.0K R1 1 Resistor 1.0K R1 1 Resistor 2.0K R1 1 Resistor 3.0K R1 1 RESISTOR 2.0K R1 1 RESISTO</pre> | | |
| <pre>1 Mostek MK34038N Mask ROM U1 (or c28050M) 1 INTEL 2708 UV erasable 1024x8 ROM U2 2 INTEL 2114 Static 1024x4 RAM U6,U8 (or AMD/INTERSIL/MOTOROLA 6614) 1 4047 CMOS Multivibrator U39 5 SN74LS30 8-NAND U21 5 SN74LS138 Decoder 3 line-8 line U15,U16,U22,U23,U32 1 SN74LS139 Dual decoder 2 line-4 line U24 4 Resistor SIP 10 pin 9 resistor 4.7K ohm RN1-RN4 2 (Signal) diodes CR1,CR2 2 Resistor 24.9K 1% R4,R5 1 Resistor 100 ohm R1 1 Resistor 820 ohm R17 5 Resistor 1.2K R16 1 Resistor 1.2K R18 2 Resistor 1.2K R18 2 Resistor 100K R3 1 Resistor 100K R3 1 Resistor 1.0K R3 1 Resistor 4.7K ohm R13,R14 1 Resistor 1.2K R16 1 Resistor 4.7K ohm R13,R14 1 Resistor 1.2K R16 1 Resistor 1.0K R11 1 Resistor 1.0K R1 1 Resistor 1.0K R1 1 Resistor 1.0K R1 1 Resistor 2.0K R1 1 Resistor 3.0K R1 1 RESISTOR 2.0K R1 1 RESISTO</pre> | 1 | |
| <pre>1 Mostek MK34038N Mask ROM U1 (or c28050M) 1 INTEL 2708 UV erasable 1024x8 ROM U2 2 INTEL 2114 Static 1024x4 RAM U6,U8 (or AMD/INTERSIL/MOTOROLA 6614) 1 4047 CMOS Multivibrator U39 5 SN74LS30 8-NAND U21 5 SN74LS138 Decoder 3 line-8 line U15,U16,U22,U23,U32 1 SN74LS139 Dual decoder 2 line-4 line U24 4 Resistor SIP 10 pin 9 resistor 4.7K ohm RN1-RN4 2 (Signal) diodes CR1,CR2 2 Resistor 24.9K 1% R4,R5 1 Resistor 100 ohm R1 1 Resistor 820 ohm R17 5 Resistor 1.2K R16 1 Resistor 1.2K R18 2 Resistor 1.2K R18 2 Resistor 100K R3 1 Resistor 100K R3 1 Resistor 1.0K R3 1 Resistor 4.7K ohm R13,R14 1 Resistor 1.2K R16 1 Resistor 4.7K ohm R13,R14 1 Resistor 1.2K R16 1 Resistor 1.0K R11 1 Resistor 1.0K R1 1 Resistor 1.0K R1 1 Resistor 1.0K R1 1 Resistor 2.0K R1 1 Resistor 3.0K R1 1 RESISTOR 2.0K R1 1 RESISTO</pre> | | |
| <pre>1 Mostek MK34038N Mask ROM U1 (or c28050M) 1 INTEL 2708 UV erasable 1024x8 ROM U2 2 INTEL 2114 Static 1024x4 RAM U6,U8 (or AMD/INTERSIL/MOTOROLA 6614) 1 4047 CMOS Multivibrator U39 5 SN74LS30 8-NAND U21 5 SN74LS138 Decoder 3 line-8 line U15,U16,U22,U23,U32 1 SN74LS139 Dual decoder 2 line-4 line U24 4 Resistor SIP 10 pin 9 resistor 4.7K ohm RN1-RN4 2 (Signal) diodes CR1,CR2 2 Resistor 24.9K 1% R4,R5 1 Resistor 100 ohm R1 1 Resistor 820 ohm R17 5 Resistor 1.2K R16 1 Resistor 1.2K R18 2 Resistor 1.2K R18 2 Resistor 100K R3 1 Resistor 100K R3 1 Resistor 1.0K R3 1 Resistor 4.7K ohm R13,R14 1 Resistor 1.2K R16 1 Resistor 4.7K ohm R13,R14 1 Resistor 1.2K R16 1 Resistor 1.0K R11 1 Resistor 1.0K R1 1 Resistor 1.0K R1 1 Resistor 1.0K R1 1 Resistor 2.0K R1 1 Resistor 3.0K R1 1 RESISTOR 2.0K R1 1 RESISTO</pre> | | |
| <pre>(or c28050M) 1 INTEL 2708 UV erasable 1024x8 ROM U2 2 INTEL 2114 Static 1024x4 RAM U6,U8</pre> | 3 | |
| 1INTEL 2708 UV erasable 1024x8 ROM U22INTEL 2114 Static 1024x4 RAM U6,U8 (or AMD/INTERSIL/MOTOROLA 6614)14047 CMOS Multivibrator U391SN74LS30 8-NAND U215SN74LS138 Decoder 3 line-8 line U15,U16,U22,U23,U321SN74LS139 Dual decoder 2 line-4 line U244Resistor SIP 10 pin 9 resistor 4.7K ohm RN1-RN42(Signal) diodes CR1,CR22Resistor 24.9K 1% R4,R51Resistor 820 ohm R175Resistor 1.2K R161Resistor 2.2K R182Resistor 2.2K R181Resistor 1.0K R31Resistor 100K R111Resistor 100K R111Resistor 1.0M AND2Resistor 1.0M AND1Resistor 2.2 Character | T | |
| INTEL 2114 Static 1024x4 RAM U6,U8 (or AMD/INTERSIL/MOTOROLA 6614) 4047 CMOS Multivibrator U39 SN74LS38 8-NAND U21 SN74LS138 Decoder 3 line-8 line U15,U16,U22,U23,U32 SN74LS139 Dual decoder 2 line-4 line U24 Resistor SIP 10 pin 9 resistor 4.7K ohm RN1-RN4 (Signal) diodes CR1,CR2 Resistor 24.9K 1% R4,R5 Resistor 100 ohm R1 Resistor 1.2K R16 Resistor 1.2K R16 Resistor 2.2K R18 Resistor 10K R3 Resistor 10K R3 Resistor 10K R3 Resistor 1.5M ohm R11 Resistor 1.0K R4 Resistor 1.0K R4 Resistor 1.00 kR11 Resistor 1.00 kR11 Resistor 1.00 kR1 Resistor 1.00 kR3 Resistor 1.00 kR1 Resistor 2.2 kR8 Resistor 1.00 kR1 Resistor 2.2 kR8 Resistor 2.2 kR8 Resistor 1.00 kR1 Resistor 1.00 kR1 Resistor 1.00 kR1 Resistor 2.2 kR8 Resistor 1.00 kR1 Resistor 2.2 kR8 Resistor 2.2 kR8 Resistor 1.00 kR1 Resistor 2.2 kR8 Resistor 1.00 kR1 Resistor 1.00 kR1 Resistor 2.2 kR8 Resistor 4.7 kohm R13, R14 Resistor 2.2 kR8 Resistor 4.7 kohm R13, R14 Resistor 2.2 kR8 | • | |
| <pre>(or AMD/INTERSIL/MOTOROLA 6614) 1 4047 CMOS Multivibrator U39 1 SN74LS30 8-NAND U21 5 SN74LS138 Decoder 3 line-8 line U15,U16,U22,U23,U32 1 SN74LS139 Dual decoder 2 line-4 line U24 4 Resistor SIP 10 pin 9 resistor 4.7K ohm RN1-RN4 2 (Signal) diodes CR1,CR2 2 Resistor 24.9K 1% R4,R5 1 Resistor 100 ohm R1 1 Resistor 820 ohm R17 5 Resistor 1.2K R16 1 Resistor 1.2K R16 1 Resistor 1.2K R16 1 Resistor 33K R10,R19 1 Resistor 10K R3 1 Resistor 10K R3 1 Resistor 10K R3 1 Resistor 10K R3 1 Resistor 10K R1 1 Resistor 10K R3 1 Resistor 10K R3 1 Resistor 10K R1 1 Resistor 10M R1 1 Resistor 10M R1 1 Resistor 10 ohm R6 1 Resistor 22 ohm R7 1 Capacitor 0.0luf 2% C1 1 Capacitor 33uf C5 9 Capacitor 4.7uf C3,C4,C6-C10,C24,C26</pre> | | |
| 14047 CMOS Multivibrator U391SN74LS30 8-NAND U215SN74LS138 Decoder 3 line-8 line U15,U16,U22,U23,U321SN74LS139 Dual decoder 2 line-4 line U244Resistor SIP 10 pin 9 resistor 4.7K ohm RN1-RN42(Signal) diodes CR1,CR22Resistor 24.9K 1% R4,R51Resistor 100 ohm R11Resistor 820 ohm R175Resistor 1K R2,R9,R12,R15,R201Resistor 2.2K R182Resistor 2.2K R182Resistor 10K R31Resistor 10K R31Resistor 10K R111Resistor 1.7K ohm R13,R141Resistor 2.2K R81Resistor 1.0M R111Resistor 1.2K R161Resistor 10K R32Resistor 10K R33Resistor 2.2K R81Resistor 2.2K R81Resistor 1.2K R102Resistor 1.2K R103Resistor 1.2K R101Resistor 2.2K R82Resistor 2.2K R81Resistor 1.2K R102Resistor 1.2K R113Resistor 1.2K R113Resistor 2.2K R81Resistor 1.2K R111Resistor 1.2K R141Resistor 1.2K R162Resistor 4.7K ohm R13,R141Resistor 1.2K R162Resistor 2.2 ohm R71Capacitor 0.01uf 2% C11Capacitor 33uf C59Capacitor 4.7uf C3,C4,C6-C10,C24,C26 | | |
| 1SN74LS30 8-NAND U215SN74LS138 Decoder 3 line-8 line U15,U16,U22,U23,U321SN74LS139 Dual decoder 2 line-4 line U244Resistor SIP 10 pin 9 resistor 4.7K ohm RN1-RN42(Signal) diodes CR1,CR22Resistor 24.9K 1% R4,R51Resistor 100 ohm R11Resistor 820 ohm R175Resistor 1.2K R161Resistor 2.2K R182Resistor 33K R10,R191Resistor 100K R31Resistor 15M ohm R13,R142Resistor 22 ohm R71Capacitor 0.0luf 2% C11Capacitor 4.7uf C3,C4,C6-C10,C24,C26 | | |
| 5 SN74LS138 Decoder 3 line-8 line U15,U16,U22,U23,U32 1 SN74LS139 Dual decoder 2 line-4 line U24 4 Resistor SIP 10 pin 9 resistor 4.7K ohm RN1-RN4 2 (Signal) diodes CR1,CR2 2 Resistor 24.9K 1% R4,R5 1 Resistor 100 ohm R1 1 Resistor 820 ohm R17 5 Resistor 1.2K R16 1 Resistor 2.2K R18 2 Resistor 20 k R1 1 Resistor 22K R18 2 Resistor 10K R3 1 Resistor 10K R3 1 Resistor 10K R1 1 Resistor 10K R1 1 Resistor 10K R3 1 Resistor 10K R1 1 Resistor 10K R1 1 Resistor 10M R4 1 Resistor 100 Nm R21 2 Resistor 100 Nm R6 1 Resistor 22 ohm R7 1 Capacitor 0.01uf 2% C1 1 Capacitor 33uf C5 9 Capacitor 4.7uf C3,C4,C6-C10,C24,C26 | | |
| U15,U16,U22,U23,U321SN74LS139 Dual decoder 2 line-4 line U244Resistor SIP 10 pin 9 resistor 4.7K ohm RN1-RN42(Signal) diodes CR1,CR22Resistor 24.9K 1% R4,R51Resistor 100 ohm R11Resistor 820 ohm R175Resistor 1.2K R161Resistor 2.2K R182Resistor 22K R81Resistor 22K R81Resistor 100 K R11Resistor 100 K R12Resistor 100 K R11Resistor 100 K R12Resistor 22K R81Resistor 100 K R11Resistor 100 K R12Resistor 100 K R11Resistor 22 K R81Resistor 22K R82Resistor 22K R81Resistor 100 K R11Resistor 100 K R11Resistor 100 K R12Resistor 100 K R11Resistor 22 ohm R71Capacitor 0.01uf 2% C11Capacitor 33uf C59Capacitor 4.7uf C3,C4,C6-C10,C24,C26 | | |
| 1SN74LS139 Dual decoder 2 line-4 line U244Resistor SIP 10 pin 9 resistor 4.7K ohm RNI-RN42(Signal) diodes CR1,CR22Resistor 24.9K 1% R4,R51Resistor 100 ohm R11Resistor 820 ohm R175Resistor 1.2K R161Resistor 2.2K R182Resistor 20K R81Resistor 100K R111Resistor 100K R111Resistor 15M ohm R212Resistor 1.2 M R61Resistor 2.2 K R81Resistor 100K R111Resistor 100K R111Resistor 1.0 ohm R61Resistor 2.2 ohm R71Capacitor 0.01uf 2% C11Capacitor 33uf C59Capacitor 4.7uf C3,C4,C6-C10,C24,C26 | 5 | |
| Resistor SIP 10 pin 9 resistor 4.7K ohm RN1-RN4 (Signal) diodes CR1,CR2 Resistor 24.9K 1% R4,R5 Resistor 100 ohm R1 Resistor 820 ohm R17 Resistor 820 ohm R17 Resistor 1.2K R16 Resistor 1.2K R16 Resistor 2.2K R18 Resistor 33K R10,R19 Resistor 10K R3 Resistor 10K R3 Resistor 10K R11 Resistor 15M ohm R21 Resistor 10 ohm R6 Resistor 22 ohm R7 Capacitor 0.0luf 2% C1 Capacitor 33uf C5 Capacitor 4.7uf C3,C4,C6-C10,C24,C26 | 1 | |
| RN1-RN42(Signal) diodes CR1,CR22Resistor 24.9K 1% R4,R51Resistor 100 ohm R11Resistor 820 ohm R175Resistor 820 ohm R175Resistor 1.2K R161Resistor 2.2K R182Resistor 33K R10,R191Resistor 10K R31Resistor 10K R111Resistor 15M ohm R212Resistor 10 ohm R61Resistor 22 ohm R71Capacitor 0.0luf 2% C11Capacitor 4.7uf C3,C4,C6-C10,C24,C26 | 1 | SN/4LSISS Dual decoder 2 line-4 line 024 |
| RN1-RN42(Signal) diodes CR1,CR22Resistor 24.9K 1% R4,R51Resistor 100 ohm R11Resistor 820 ohm R175Resistor 820 ohm R175Resistor 1.2K R161Resistor 2.2K R182Resistor 33K R10,R191Resistor 10K R31Resistor 10K R111Resistor 15M ohm R212Resistor 10 ohm R61Resistor 22 ohm R71Capacitor 0.0luf 2% C11Capacitor 4.7uf C3,C4,C6-C10,C24,C26 | 4 | Resistor STP 10 pin 9 resistor 4.7K ohm |
| 2 (Signal) diodes CR1,CR2 2 Resistor 24.9K 1% R4,R5 1 Resistor 100 ohm R1 1 Resistor 820 ohm R17 5 Resistor 1K R2,R9,R12,R15,R20 1 Resistor 1.2K R16 1 Resistor 2.2K R18 2 Resistor 33K R10,R19 1 Resistor 10K R3 1 Resistor 10K R3 1 Resistor 10K R11 1 Resistor 15M ohm R21 2 Resistor 4.7K ohm R13,R14 1 Resistor 22 ohm R7 1 Capacitor 0.0luf 2% C1 1 Capacitor 33uf C5 9 Capacitor 4.7uf C3,C4,C6-C10,C24,C26 | | |
| 2 Resistor 24.9K 1% R4,R5 1 Resistor 100 ohm R1 1 Resistor 820 ohm R17 5 Resistor 1K R2,R9,R12,R15,R20 1 Resistor 1.2K R16 1 Resistor 2.2K R18 2 Resistor 33K R10,R19 1 Resistor 22K R8 1 Resistor 10K R3 1 Resistor 10K R11 1 Resistor 100K R11 1 Resistor 10 ohm R21 2 Resistor 10 ohm R6 1 Resistor 22 ohm R7 1 Capacitor 0.0luf 2% C1 1 Capacitor 33uf C5 9 Capacitor 4.7uf C3,C4,C6-C10,C24,C26 | | 111 7 1111 3 |
| 2 Resistor 24.9K 1% R4,R5 1 Resistor 100 ohm R1 1 Resistor 820 ohm R17 5 Resistor 1K R2,R9,R12,R15,R20 1 Resistor 1.2K R16 1 Resistor 2.2K R18 2 Resistor 33K R10,R19 1 Resistor 22K R8 1 Resistor 10K R3 1 Resistor 10K R11 1 Resistor 100K R11 1 Resistor 10 ohm R21 2 Resistor 10 ohm R6 1 Resistor 22 ohm R7 1 Capacitor 0.0luf 2% C1 1 Capacitor 33uf C5 9 Capacitor 4.7uf C3,C4,C6-C10,C24,C26 | 2 | (Signal) diodes CR1.CR2 |
| 1Resistor 100 ohmR11Resistor 820 ohmR175Resistor 1KR2,R9,R12,R15,R201Resistor 1.2KR161Resistor 2.2KR182Resistor 33KR10,R191Resistor 10KR31Resistor 22KR81Resistor 100KR111Resistor 15M ohmR212Resistor 15M ohmR13,R141Resistor 22 ohmR71Capacitor 0.01uf 2%C11Capacitor 33ufC59Capacitor 4.7ufC3,C4,C6-C10,C24,C26 | - | |
| 1Resistor 100 ohmR11Resistor 820 ohmR175Resistor 1KR2,R9,R12,R15,R201Resistor 1.2KR161Resistor 2.2KR182Resistor 33KR10,R191Resistor 10KR31Resistor 22KR81Resistor 100KR111Resistor 15M ohmR212Resistor 15M ohmR13,R141Resistor 22 ohmR71Capacitor 0.01uf2%1Capacitor 33ufC59Capacitor 4.7ufC3,C4,C6-C10,C24,C26 | 2 | Resistor 24.9K 1% R4.R5 |
| 1Resistor 820 ohmR175Resistor 1KR2,R9,R12,R15,R201Resistor 1.2KR161Resistor 2.2KR182Resistor 33KR10,R191Resistor 10KR31Resistor 22KR81Resistor 100KR111Resistor 15M ohmR212Resistor 15M ohmR13,R141Resistor 22 ohmR71Capacitor 0.01uf 2%C11Capacitor 33ufC59Capacitor 4.7ufC3,C4,C6-C10,C24,C26 | | |
| 5Resistor 1K R2,R9,R12,R15,R201Resistor 1.2K R161Resistor 2.2K R182Resistor 33K R10,R191Resistor 10K R31Resistor 22K R81Resistor 100K R111Resistor 15M ohm R212Resistor 4.7K ohm R13,R141Resistor 22 ohm R71Capacitor 0.01uf 2% C11Capacitor 33uf C59Capacitor 4.7uf C3,C4,C6-C10,C24,C26 | | |
| 1Resistor 1.2KR161Resistor 2.2KR182Resistor 33KR10,R191Resistor 10KR31Resistor 22KR81Resistor 100KR111Resistor 15M ohmR212Resistor 15M ohmR13,R141Resistor 22 ohmR71Capacitor 0.01uf2%C11Capacitor 33ufC59Capacitor 4.7ufC3,C4,C6-C10,C24,C26 | | |
| 1Resistor 22K R81Resistor 100K R111Resistor 15M ohm2Resistor 4.7K ohm2Resistor 4.7K ohm1Resistor 10 ohm1Resistor 22 ohm1Capacitor 0.01uf 2% C11Capacitor 33uf C59Capacitor 4.7uf C3,C4,C6-C10,C24,C26 | 1 | |
| 1Resistor 22K R81Resistor 100K R111Resistor 15M ohm2Resistor 4.7K ohm2Resistor 4.7K ohm1Resistor 10 ohm1Resistor 22 ohm1Capacitor 0.01uf 2% C11Capacitor 33uf C59Capacitor 4.7uf C3,C4,C6-C10,C24,C26 | 1 | |
| 1Resistor 22K R81Resistor 100K R111Resistor 15M ohm2Resistor 4.7K ohm2Resistor 4.7K ohm1Resistor 10 ohm1Resistor 22 ohm1Capacitor 0.01uf 2% C11Capacitor 33uf C59Capacitor 4.7uf C3,C4,C6-C10,C24,C26 | 2 | |
| 1Resistor 22K R81Resistor 100K R111Resistor 15M ohm2Resistor 4.7K ohm2Resistor 4.7K ohm1Resistor 10 ohm1Resistor 22 ohm1Capacitor 0.01uf 2% C11Capacitor 33uf C59Capacitor 4.7uf C3,C4,C6-C10,C24,C26 | 1 | |
| 1Resistor 100K R111Resistor 15M ohmR212Resistor 4.7K ohmR13,R141Resistor 10 ohmR61Resistor 22 ohmR71Capacitor 0.01uf 2% C1C11Capacitor 33uf C5C59Capacitor 4.7uf C3,C4,C6-C10,C24,C26 | | |
| 1Resistor 15M ohmR212Resistor 4.7K ohmR13,R141Resistor 10 ohmR61Resistor 22 ohmR71Capacitor 0.01uf2%C11Capacitor 33ufC59Capacitor 4.7ufC3,C4,C6-C10,C24,C26 | | |
| 1Resistor 10 ohmR61Resistor 22 ohmR71Capacitor 0.01uf 2%C11Capacitor 33ufC59Capacitor 4.7ufC3,C4,C6-C10,C24,C26 | 1 | |
| 1Resistor 10 ohmR61Resistor 22 ohmR71Capacitor 0.01uf 2%C11Capacitor 33ufC59Capacitor 4.7ufC3,C4,C6-C10,C24,C26 | 2 | |
| 1Resistor 22 ohmR71Capacitor 0.01uf2%C11Capacitor33ufC59Capacitor4.7ufC3,C4,C6-C10,C24,C26 | 1 | |
| 1Capacitor 0.0luf 2% Cl1Capacitor 33uf C59Capacitor 4.7uf C3,C4,C6-Cl0,C24,C26 | | |
| Capacitor 33uf C5 Capacitor 4.7uf C3,C4,C6-C10,C24,C26 | | |
| 9 Capacitor 4.7uf C3,C4,C6-C10,C24,C26 | | Capacitor 0.01uf 2% Cl |
| | | Capacitor 33uf C5 |
| 17 Capacitor 0.luf C2,C11-C23,C25,C27,C28 | | |
| | 17 | Capacitor 0.luf C2,C11-C23,C25,C27,C28 |

•

Miscellaneous

| 1 | uA7805C +5v Regulator 1.5 amp |
|-----|-------------------------------------|
| 1 | uA7812C +12v Regulator |
| 1 | uA7905C -5v Regulator |
| 1 | uA7912C -12v Regulator |
| 3 | Dip switches 8-position SW1,SW2,SW3 |
| 108 | Augat pins |
| 1 | Heatsink Wakefield 6805-220 |



TOLERANCES UNLI OTHERWISE SPECI FRACTIONS DEC ± ± JOHN DWEST CHECKED BY: DA APPROVED BY: DA SCALE: 3: NEXT ASSY:

| ť | | | | | | | | | |
|--------------------------|-----------|------------------|--------------|------------|----------|----|---|-------|--|
| | | | | | | | | | |
| | | | | | | | ş | | |
| | | | | | | | | | |
| | | | | | | | | | |
| | | | | | | | | | |
| | | | | | | | | | |
| | | | | | | | | | |
| | | | | | | | | | |
| | | | | | | | | | |
| | | | | | | | | | |
| | | | | | | | | | |
| | | | | | | | | | |
| | | | | | | | | | |
| | | | | | | | | | |
| | | | | | | | | | |
| | | | | | | | | | |
| | | | | | | | | | |
| | | | | | | | | | |
| | | | | | | | | | |
| | | | | | | | | | |
| | | | | | • | | | | |
| | | | | | | | | | |
| | | | | | | | | | |
| | | | | | | | | | |
| | | | | | | | | | |
| | | | | | | | | | |
| | | | | | | | | | |
| | | | | | | | | | |
| | | | | | | | | | |
| | | | | | | | | | |
| | | | | | : | | | | |
| | | | | | | | | | |
| | Cop | yright Ca | 1979 aute | by c | DL | | | | |
| LESS CIFIED ANGLES | | Com Des La | 19n 69 | , , | | | | | |
| ' ±/ | TITLE | : | | | | | | | |
| 8/15 | | SMB | | iec 10 | ۲ | | | | |
| ATE: 3.10.19 | size D | DRAWING N | 0: | 1002 | 25 | | | | |
| • | | DO NOT SC | | | EET: C | ¥F | | * | |
| | | | | | | | | | |



