SPECTRA 10
PRODUCT REFERENCE MANUAL

TABLE OF CONTENTS

| SECTION | TITLE |
| :---: | :--- |
|  | GENERAL INFORMATION |
| 1.0 | Introduction |
| 1.1 | Features |
| 1.2 | Functional Characteristics |
| 1.3 | Specifications |
| 1.4 | Versions |
| 1.5 | INSTALLATION |
|  | Installation Procedures |
| 2.0 | Option Switches |
| 2.1 |  |
|  |  |
| 3.0 | THEORY OF OPERATION |
| 3.1 | Instruction Formats |
| 3.2 | Hardware Operation |
| 3.3 | DIAGNOSTICS |
| 4.0 | Microdiagnostics and LED's |
| 4.1 | Diagnostic Software |
| 4.2 | Drive Configuration Table |
| 4.3 |  |
|  |  |
| 5.0 | SYSTEM SOFTWARE |
|  |  |
| APPENDIX A |  |
|  |  |

CONFIDENTIAL - SPECTRA LOGIC CORPORATION This document contains confidential information of Spectra Logic Corporation and may not be used or copied without the prior written consent of Spectra Logic Corporation.

$$
\begin{array}{ll}
\text { SERIAL NO. } 443 \\
& \\
\text { Document P/N: } & 8500001 \\
\text { Revision: } & \mathrm{E} \\
\text { Date: } & \text { Jan 13, } 1982
\end{array}
$$

### 1.0 GENERAL INFORMATION

### 1.1 INTRODUCTION

The SPECTRA 10 is an emulating disk controller for Data General Nova/Eclipse compatible computers. The controller is contained on a single DG compatible PCB and attaches up to four (4) Storage Module (SMD) compatible disk drives.

The SPECTRA 10 emulates the DG 6067 disk subsystem and can accomodate a wide range of SMD compatible disk drives. The SPECTRA 10/A provides operating system and diagnostic software transparency when using 80 MB SMD compatible disk drives. The SPECTRA 10/A also provides increased storage capacity on the 80 MB SMD through a software parameter change (expanded emulation). Similarly, the SPECTRA 10/A version utilizes expanded emulation to attach 300 MB SMD compatible disk drives. Up to two of the popular fixed/removable media CMD compatible disk drives can be attached using the SPECTRA 10/D version. The Spectra 10/B provides for attachment of Priam 3450 or BASF Drives with 13,440 bytes per track and limited to 24 sectors per track. The $10 / \mathrm{B}$ retains the capability to handle the same drives as the $10 / \mathrm{A}$; at 24 or 32 sectors per track.

### 1.2.1 Performance

The SPECTRA 10 provides many important performance features such as: A. 11 bit burst Error Correction Code (ECC), with local buffer correction of data transparent to system software.
B. Overlapped Seek on up to four (4) drives to improve access time.
C. Three (3) sector data buffer of 1536 bytes to eliminate "data lates".
D. A data channel throttle control to provide a switch selectable burst of 1 to 256 words, with the host microprocessor fixing the "Off Channel" time in firmware. Up to 256 words are transferred consecutively, then a fixed period of time observed before generating additional data requests to allow data channel access by other devices.
E. Multiple sector transfers up to 8 K words per read or write command to avoid lost disk rotations. Optionally, sector interleaving can be provided to balance performance in single sector RDOS applications.
1.2.2. Single Printed Circuit Board - The SPECTRA 10 occupies only one slot in the DG Nova/Eclipse. The single board design provides cost savings in chassis, power, ease of maintenance, spares, and enhanced reliability.
1.2.3. Full Emulation - The SPECTRA 10/A is transparent to standard DG RDOS/AOS operating systems and diagnostic software. Emulation of the DG 6067 subsystem is provided by the SPECTRA 10/A when used with 80 MB SMD compatible disk drives.
1.2.4. System Compatibility - The SPECTRA 10 is compatible with all models of DG Nova and Eclipse systems or equivalents.
1.2.5. Disk Drive Attachment - Up to four (4) 80 MB SMD compatible drives may be attached to the SPECTRA 10 without any modification to the operating system. SMD drives of any capacity may be attached through the expanded emulation mode. Either removable media, fixed Winchester, or combination fixed/removable drives may be attached.
1.2.6. Advanced Architecture - A dual bipolar bit slice microprocessor architecture for simultaneous control of the disk interface and host interface provides performance improvements in data transfers and simplifies firmware configuration changes.
1.2.7. Reliability and Maintainability - The SPECTRA 10 provides high reliability through a single PCB, use of pretested IC's and elimination of multi-PCB interconnections and power supplies. On board self-test microdiagnostics provide simple diagnosis, and LEDs aid in fault isolation. In addition, system level diagnostics may be used to verify controller operations.

### 1.3.0. FUNCTIONAL CHARACTERISTICS

1.3.1. Computer Interface - The controller is compatible with any model DG Nova or Eclipse computer interface. Data transfer occurs over the standard or high-speed data channel.
1.3.2. Disk Interface - The disk interface is compatible with the industry standard Storage Module Drive flat cable interface. Up to four (4) drives utilizing either removable or fixed media may be attached. The control cable is daisy chained to the four (4) drives and the data cables are attached radially to each drive.
1.3.3. Software Transparency - The SPECTRA 10/A emulates the DG 6067 disk subsystem when using 80 MB SMD drives and runs under RDOS, AOS, IRIS, and BLIS/COBOL without software modification.
1.3.4. Design Architecture - The SPECTRA 10 uses a high performance dual bipolar bit slice microprocessor architecture to provide separate dedicated control of the host CPU and disk interfaces. This approach permits high speed operation through concurrent control and allows flexibility in future disk attachments.
1.3.5. Data Buffering - A 1536 byte (three sector) high speed RAM buffer is provided for buffering data between the disk and DG Nova/Eclipse. The buffer eliminates "data late" conditions and permits optimum speeds to be achieved by smoothing the differences in transfer rates between the disk and data channel.
1.3.6. Configurations - In addition to the standard DG 6067 emulation, the expanded emulation mode permits attachment of other SMD type drives, including the CMD 9448. The 6060 series command set is used for both modes, with parameter extensions in the expanded emulation mode. Removable pack SMD disk drives may be mixed with fixed Winchester type SMD compatible drives.
1.3.7. Error Detection and Correction - A 32 bit ECC polynomial is used to detect and correct data errors up to 11 consecutive bits in length. Error correction may optionally be performed within the controller's data buffer.
1.3.8. Bad Blocks - Bad block or defective sector flagging is provided under standard DG software control.
1.3.9. Position Verification - The controller automatically verifies position by reading and comparing the cylinder, head, and sector numbers contained in the header prior to any non-format read or write operation. An automatic 16 bit CRC check is also performed on the header information to ensure its validity. These two checks eliminate addressing errors.
1.3.10. Self-Test - An automatic microdiagnostic self-test is performed upon each power up. In the event an error is detected, an LED is lit.
1.3.11. Memory Address Range - The controller's memory addressing range for data transfers is $\emptyset$ to 64 K words. Memory mapping is handled by the Nova/Eclipse.
1.3.12. Device Codes - The standard device code is $27_{8}$ with $67_{8}$ as an option. The device code is established in the controller by setting a DIP switch to the desired address.
1.3.13. Interrupt Priority - The interrupt priority is set to 7 as standard.
1.3.14. Dual Port - As a standard feature, the SPECTRA 10 supports suitably equipped dual ported disk drives.

### 1.4.0. SPECIFICATIONS

1.4.1. Single P.C. Board - The controller is contained on one DG equivalent PCB, $15^{\prime \prime} \times 15^{\prime \prime}$, multilayer. The controller mounts in one slot of the CPU or expansion chassis. The embedded single board design saves space, provides high reliability, and ease of maintenance.
1.4.2. Error Display - Two sets of LEDs, one for each microprocessor, display error status for convenient user diagnosis.
1.4.3. Drivers and Receivers - SMD compatible balanced line drivers and receivers assure reliable operation of the disk drives up to 50 feet from the Nova/Eclipse computer.
1.4.4. Cable Connectors - A 60 pin control cable ('A' cable) connector is provided at the side edge of the PCB; mates to 30 TWP flat cable.

Four 26 pin data cable ('B' cable) connectors are provided at the side edge of the PCB, allowing attachment of up to 4 SMD disk drives; mate to 26 conductor flat shielded ribbon cables.
1.4.5. Power - Uses internal +5 V at 7 amps , and -5 V at .7 amps maximum.
1.4.6. Environmental - Exceeds all Nova/Eclipse temperature and humidity specifications.

### 1.5 SPECTRA 10 VERSIONS

The table below lists the curently available and planned versions of the SPECTRA 10.

| Characteristics |  | $10 / \mathrm{A}$ or B* |
| :--- | :---: | :---: | :---: | :---: |

*10/B Provides for attachment of Priam 3450 or BASF Drives with 13,440 Bytes per track; 24 sectors only.

### 2.0 INSTALLATION

### 2.1.0. INSTALLATION PROCEDURES

This section contains the information needed to install a SPECTRA 10 disk controller. The SPECTRA 10 can be installed in any Data General Nova/Eclipse or equivalent. Maintenance personnel should be familiar with both DG hardware and the specific SMD type drive being installed.
2.1.0.1. Inspection

Perform a thorough visual inspection of the SPECTRA 10 P.C.B. and SMD interface cables after removal from their shipping container. Note any damage and notify the freight carrier immediately as Spectra Logic's warranty does not cover shipping damage. The damage claim is to be filed through the carrier with its insurance company.

Check for any broken components or bent pins, and ensure that all IC's in sockets are securely in place. DO NOT remove IC's from sockets unless absolutely necessary to re-seat properly. If any are re-inserted, observe correct seating with respect to pin 1 of the socket.

### 2.1.0.2. Configuration Verification

Ensure the device select code is set for $27_{8}$ or 678 in the switch at location 10J. Set the switches in location 9 J for the operation desired as described in paragraph 2.2.2. Set the switches in location 3 H for the configuration of the drive attached; refer to paragraph 2.2.3.

### 2.1.0.3. P.C.B. Installation

The SPECTRA 10 P.C.B. is to be installed only after inspection and switch settings are verified. Check the back panel sockets in the slot intended for use to ensure keys will align properly with the slots in the P.C.B.

Prior to insertion, ensure the interrupt priority chain (INTP IN, INTP OUT) on backpanel pins A96 and A95 are connected but not shorted or bypassed on the slot intended for the SPECTRA 10. In addition, check the data channel priority chain (DCHP IN, DCHP OUT) on backpanel pins A94 and A93 to ensure they are also connected but not shorted or bypassed.

After completing the visual inspection, configuration switch check, backpanel preparation, and ensuring that POWER IS OFF, insert the SPECTRA 10 P.C.B. Insertion should be accomplished without forcing it into the backpanel. Once it makes contact with the backpanel connectors, use the P.C.B. extractor levers to "pull" the P.C.B. into a final seating position. If any warpage exists, exert slight pressure above or below the P.C.B. while determining visually if the card edge connectors are aligning properly with the backpanel while pushing into the initial seating position. Ensure the P.C.B. seats fully and components face the same direction as on other boards.

### 2.1.0. INSTALLATION PROCEDURES (cont.)

### 2.1.0.4. SMD Cable Installation

The SMD cables are to be connected after installing the SPECTRA 10 in the chassis. Ensure that pin 1 of the cables mates with pin 1 of the P.C.B. Both the 60 pin and the 26 pin cable connectors and the P.C.B. headers have a small arrowhead designating pin 1.

Attach the 60 conductor "A" cable and 26 conductor "B" cable to the headers on the back end of the P.C.B. If less than four drives are to be attached, any of the four headers provided may be used. Route the cables out of the chassis neatly, using folds as required. If the chassis is rack mounted, ensure the cables will permit extension of the rack. If multiple drives are installed, ensure a "daisy chain" cable is connected between drives and a terminator is installed on the last drive.

### 2.1.0.5. Power On

Upon completion of the above, power up the system. Ensure no LED's are lit on the SPECTRA 10. You may now proceed to initialize the disk and run diagnostics to verify correct operations.

### 2.2.0. SPECTRA 10 SWITCHES

### 2.2.1. Switch A Location 10 J



SW1 Switch Clock
This switch is used in fault diagnosis during manufacturing. It is used to switch the phase of the clock in which the clock is stopped when used with the STEP diagnostic unit or the Spectra Logic test panel.


SW2 Not used.
SW3-8 Device Select 0-5
These switches are used to select the DG device code of the controller. The standard device code is 27 - switches 3,5 are on; switches $4,6,7,8$ are off. The alternate device code is 67 - switch 5 is on; switches $3,4,6,7,8$ are off.

### 2.2.2. Switch B Location 9J

## SW1 ECC Buffer Correct

If this switch is off, the DG software will correct any ECC errors. If this switch is on, the controller will correct any ECC error transparently to the DG software.

SW2-4 Command Decode Options The DG commands STOP DRIVE and WRITE DISABLE may be interpreted by the SPECTRA 10 controller to do other functions for diagnostic aid. The way these commands are interpreted is decided by these 3 switches as shown in the table below:
$\left.\begin{array}{ll}\text { Stop Drive } & \begin{array}{l}\text { Write Disable } \\ \text { Command }\end{array} \\ \text { Command }\end{array}\right\}$

SW5 Dual Ported Drives
This switch is normally set to OFF. It should be set to ON if any other controllers are attached to dual ported drives) cabled to the SPECTRA 10.

SW6-8 Burst Rate
These switches are used to vary the number of words the controller will transfer at its maximum rate before pausing to give lower priority devices a chance to gain access to the Data Channel. The number of words transferred in one burst is as shown below:

2.2.3. Switch C Location 3H
2.2.3.1. For version $A$ or $B$ of the Firmware

Version A is identified by having PROM number 3A10Axx in location 3A, Version B by having Prom number 4B10BXX in location 4B.

SW1-2 Maximum Cylinder Number
The switches should be set according to the maximum cylinder number of the drive attached to the controller as given in the table below:

| SW | SW |
| :--- | :--- |
| ${ } }$ | Off |
| Off | On |
| On | Off |
| On | On |

815 cylinders or less 300
823 cylinders
1645 cylinders
More than 1645 cylinders

For mixed drive configurations, the switches should be set according to the highest cylinder number of any of the drives.

Maximum Sector Number
If this switch is OFF, the controller assumes there are 24 sectors per track. If this switch is $\overline{\mathrm{ON}}$ the controller assumes there are 32 sectors per track. NOTE: The disk drive sector count must also be set within the drive. Consult the disk drive user manual. This MUST BE OFF FOR PRIAM OR BASF Drives with 13,440 bytes per track.

SW4-8 Maximum Head Number
These switches should be set to the maximum head number of the drive attached to the controller.


For mixed drive configurations, these switches should be set according to the highest head number of any of the drives.


### 3.0 THEORY OF OPERATION

The SPECTRA 10 controller is based on a dual microprocessor design. The CPU processor controls all the software visible registers except for Drive Status, First ECC Word, and Second ECC Word. It is responsible for decoding all commands, initiating commands, Data Channel transfers, and final termination of the commands. The software visible registers themselves are implemented in hardware, and they are read or written by the DG buss directly by hardware. The hardware ensures that the controller meets the timing limitations imposed by the DG buss. The DISK processor controls the disk interface and the Drive Status, First ECC Word, and Second ECC Word registers.

The two processors communicate with each other via the first 512 bytes of a 2 K byte RAM buffer. The rest of this buffer is used to buffer 3 sectors of data between the two processors. This buffer is therefore called the Sector Buffer. In addition, there are two flip-flops used for communication between the two processors. The first one is called GO. This is set by the CPU processor to inform the DISK processor that there is a command to perform. All information pertaining to this command will be available in the Communications Area of the Sector Buffer. When the DISK processor accepts this command, it will reset the GO flip-flop. The second flip-flop is called ATTENTION. This is set by the DISK processor to inform the CPU processor that it has finished a data transfer command and has updated all relevant status conditions. The CPU processor will wait for ATTENTION before completing the termination and setting DONE. It will also reset the ATTENTION flip-flop at this time in preparation for the next command.

A common oscillator running at 22 MHZ is shared by the two microprocessors. Each microprocessor operates on a clock phase opposite the other. This permits the RAM buffer to be accessed by both microprocessors without contention.

Whenever the SPECTRA 10 does not have a command active, both microprocessors go into idle loops. The CPU microprocessor essentially waits for a new command while the DISK microprocessor polls the four disk drive ports to update and maintain drive status. Any drive switching from a NOT READY to a READY state will cause an appropriate attention flag to set.

### 3.1.0. Instruction Formats

## SPECIFY COMMAND AND DRIVE

(DOA)

| R/W | CLR | SEEK | DONE |  | ND |  | DRI |  |  | NOT | ED |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { DN } \\ 0 \end{gathered}$ | 1 | 2 | 3 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |

## SPECIFY CYLINDER



SPECIFY SURFACE, SECTOR AND COUNT


READ SURFACE, SECTOR AND COUNT


SPECIFY MEMORY ADDRESS

| EMA | MEMORY ADDRESS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { LSB } \\ 0 \end{gathered}$ | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14. | 15 |

READ MEMORY ADDRESS
Context: Alternate instruction mode 1 MEMORY ADDRESS
EMA


S,C, and P Functions
$\mathrm{f}=\mathrm{S}$ Sets the Busy flag to 1 ; sets the Done flag to 0 . Starts the following operation: READ, WRITE, FORMAT, READ BUFFERS and VERIFY.
$\mathrm{f}=\mathrm{C}$ Sets the Busy flag and Done flag to 0 and stops all data transfer operations.
$\mathrm{f}=\mathrm{P}$ Starts the following operation: SEEK, RECALIBRATE, OFFSET, STOP, WRITE, DISABLE, RELEASE, and TRESPASS. (Does not affect the Busy flag or Done flag)

IORST Performs all operations listed under $f=C$ and initiates a recalibrate operation on the lowest numbered ready drive if it is not reserved by the other processor. Clears the sector, sector count, and surface addresss. Resets the command register to 0000 (read).

### 3.2. Register Definitions

SPECIFY COMMAND AND DRIVE

| DOA (f) | ac, | DSKP |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 |  | AC | 0 | 1 | 0 |  | F | 0 | 1 | 0 | 1 | 1 | 1 |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |

Loads bits 5-8 of the specified accumulator into the controller's command register, loads bits $9-10$ of the specified accumulator into the controller's drive select register. Clears the done/attention flags selected by its $0-4$ of the specified accumulator. After the data transfer, sets the controller's Busy and Done flags and initiates operations according to the function specified by F. The contents of the specified accumulator remain unchanged; its format is as follows:



Loads bits 6-15 of the specified accumulator into the controller's cylinder address register. After the data transfer, sets the controller's Busy and Done flags and initiates operations according to the function specified by $F$. The contents of the specified accumulator remain unchanged; its format is as follows:


Loads bits 1-5 of the specified accumulator into the controller's surface address register,loads bits $6 \mathbf{- 1 0}$ of the specified accumulator into the controller's sector address register, and loads bits 11-15 of the specified accumulator into the controller's
sector count register. After the data transfer, sets the controller's Busy and Done flags and initiates operations according to the function specified by F. The contents of the specified accumulator remain unchanged; its format is as follows:

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| BITS | NAME | FUNCTION |
| :--- | :--- | :--- |
| 0 | Surface | Not Used |
| $1-5$ | Selects the starting surface (head) for a read, write, format or verify operation. |  |
| $6-10$ | Sector | Selects the starting sector for a read, write, format or verify operation. |
| $11-15$ | Sector Count | Specifies the two's complement of the number of sectors to be transferred in one operation <br> (maximum of $40_{8}$ ). |

READ SURFACE, SECTOR AND COUNT


Places the contents of the controller's surface address register in bits 1-5 of the specified accumulator, places the contents of the controller's sector address register in bits $6-10$ of the specified accumulator, and places the contents of the controller's sector count regster in bits 11-15 of the specified accumulator. After the data transfer, sets the controller's Busy and Done flags and initiates oprations according to the function specified by F. The format of the accumulator is as follows:


SPECIFY MEMORY ADDRESS

| DOB (f) | ac, | DSKP |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 |  | AC | 1 | 0 | 0 |  | F | 0 | 1 | 0 | 1 | 1 | 1 |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |

Loads bit 0 of the specified accumulator into the least signficant bit (lsb) of the controller's extended memory address register, and loads bits 1-15 of the specified accumulator into the controller's memory address register. After the data transfer, sets the controller's Busy and Done flags and initiates operations according to the function specified by F. The contents of the specified accumulator remain unchanged; its format is as follows:


READ MEMORY ADDRESS
DIA (f) ac, DSKP

| Context: | Alternate | ctio | mo | 1 |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $0 \quad 1$ | 1 | AC | 0 | 0 | 1 |  | F | 0 | 1 | 0 | 1 | 1 | 1 |
| 1 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |

Places the accumulator, and places the contents of the controller's extended memory address register in bit 0 of the specified accumulator, and places the contents of the controller's memory addresss register in bits $1-15$ of the specified accumulator. After the data transfer, sets the controller's Busy and Done flags and initiates operations according to the function specified by F . The format of the accumulator is as follows:


| 0 | Extended Memory <br> address | Indicates the lsb of the extended memory address or the NOVA 3 map selection. |
| :---: | :--- | :--- |
| Memory address | Indicates the location of the next word in memory for a data channel transfer. |  |

READ DRIVE STATUS


Places the drive status flags for the drive selected by the previous DOA in bits 0-6 and 8-15 of the specified accumulator; sets bit 7 to 0 . After the data transfer, sets the controller's Busy and Done flags and initiates operations according to the function specified by $F$. The format of the accumulator is as follows:

| INV | RES | TSP | RDY | BSY | OFF | WR |  | ILL | ILL | DC | UNS | POS | CLK | WR | DRV |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ST |  |  |  |  |  | DIS |  | ADR | CMD | FLT |  | FLT | FLT | FLT | FLT |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |


| BITS | NAME | MEANING WHEN 1 |
| :--- | :--- | :--- |
| 0 | Invalid Status | The disk drive is not selected and bits $5-6$ and $8-15$ should be ignored. |
| 1 | Reserved | The drive is reserved by the other processor. |
| 2 | Trespassed | One of the drives was trespassed upon by the other processor. |
| 3 | Ready | The drive is ready to aceept commands. |
| 4 | Busy | The drive is busy executing a position command or reporting an aborted seek or a trespass by |
|  |  | the other processor. |
| 5 | Offset | The positioner is offset forward or reverse. |
| 6 | Write Disable | The write circuits are disabled. |
| 7 | Invalid Address | Reserved for future use. |
| 8 | The surface or cylinder capacity of the drive was exceeded. |  |
| 9 | Illegal Command | The drive received an illegal read/write or position command. |
| 10 | DC Fault | The disk drive power supply has a DC voltage problem. |
| 11 | Disk unsafe | An unsafe condition exists preventing operation. |
| 12 | Positioner fault | The head positioner malfunctioned. |
| 13 | Clock fault | The servo clock malfunctioned. |
| 14 | Write fault | The write or head select circuits malfunctioned. |
| 15 | Drive fault | Any of the above faults (bits 8-14). |

READ DATA TRANSFER STATUS

| DIA (f) | ac, | DSKP |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 |  | AC | 0 | 0 | 1 |  | F | 0 | 1 | 0 | 1 | 1 | 1 |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |

Places the contents of the controller's Done flags and read/write status flags in bits $0-15$ of the specified accumulator. After the data transfer, sets the controller's Busy and Done flags and initiates operations according to the function specified by F . The format of the accumulator is as follows:

| CNT | R/W |  | SEEK | DONE |  | PAR | SEC | ECC | BAD | CYL | SEC | VFY | R/W | DAT | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FUL | DN |  |  |  |  |  |  | ADD |  | SEC | ADD | SRF |  | TIM | LAT |
| FLT |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |


| BITS | NAME | MEANING WHEN 1 |
| :---: | :---: | :---: |
| 0 | Control Full | The drive command initiated by the previous IOPULSE or IORST has not yet been issued to the selected drive. |
| 1 | R/W Done | The read/write operation initiated by the previous START has terminated. (This is the same as the device Done flag.) |
| 2-5 | Drive 0-3 Done | The respective drives have executed a positioner command, have rejected an illegal positioner command, have been trespassed upon, or have changed their ready status. |
| 6 | Parity | A parity error occurred on a data transfer between the controller and the adapter. Not used. |
| 7 | Illegal Sector | The sector address exceeded the capacity of the drive. |
| 8 | ECC | A data error was detected by the ECC circuits. |
| 9 | Bad Sector | A bad sector flag was detected during a sector header check. |
| 10 | Cylinder error | A cylinder address error was detected during a sector header check. |
| 11 | Surf/sect error | A surface or sector address error was detected during a sector header check. |
| 12 | Verify error | A data error was detected during a verify operation. |
| 13 | Read/Write timeout | The read/write operation initiated by the previous START was not completed in 1 second. |
| 14 | Data late | The FIFO overflowed during a read or underflowed during a write. |
| 15 | Read/write fault | Any of the above faults or a drive fault on the drive currently selected by the read/write channel. |

READ FIRST ECC WORD


Places bits $0-15$ of the controller's ECC remainder register in bits $0-15$ of the specified accumulator. After the data transfer, sets the controller's Busy and Done flags and initiates operations according to the function specified by F. The format of the accumulator is as follows:


Places bits $16-31$ of the controller's ECC remainder register in bits $0-15$ of the specified accumulator. After the data transfer, sets the controller's Busy and Done flags and initiates operations according to the function specified by $F$. The format of the accumulator is as follows:


### 3.3 HARDWARE OPERATION

The following paragraphs provide a brief description of the major logical sections and busses within the SPECTRA 10.

### 3.3.1. The CPU Processor

The CPU processor is a bit slice design using two 2901 's. There are two major busses in this processor, CSRC and CDEST. CSRC is an 8 bit data buss providing the 8 bit input source to the two 2901 's on their D inputs. The outputs of the 2901's provide the 8 bit destination buss, CDEST. The firmware mav select a variety of sources for the CSRC buss and a variety of destinations for the CDEST buss.

The sequencer for the CPU processor consists of three 2911 IC's. These provide the ability to do jumps, conditional jumps, subroutine jumps, and subroutine returns. Up to four levels of subroutines may be nested. Also included in the hardware of the CPU processor is the logic necessary to perform a multiway (vector) jump. The outputs of the 2901's on the CDEST buss of the previous instruction may be used to provide the 8 least significant bits of the target address for the multiway jump. The most significant bits are held high, enabling the multiway jump instruction to jump to a table at the high end of the firmware. This table is a jump table so that the 2911's may recover the current program counter and continue sequencing as before.

The instruction width of the CPU processor is 36 bits, two of which are spare. Either $512 \times 4$ or 1 Kx 4 PROM's may be used. Changing the size of the PROM used requires changing the link W11. The instruction is defined as follows:

Bit 35 Spare
Bit 34-31 Instruction type - defines type of jump and whether this instruction includes a flag field.
Bit 30-26 CSRC address - defines one of up to 32 sources.
Bit 25
Bit 24-22 Spare

Bit 21-17
Bit 16-12
CDEST address - defines one of up to 8 destinations. 2901 control bits I6, I5, I4, I2, and I0.
For jump instructions other than multiway jumps, these bits address the condition to be selected. The 2901 control bits I8, I7, 13 , and CN are then held low ( 0 ) and I1 is held high (1). This enables certain ALU instructions to be performed at the same time as a jump instruction.
For instructions other than jump instructions, these bits provide the 2901 control bits I8, I7, I3, I1, and CN directly.
Bit 11-8 For jump instructions, these bits provide the most significant bits of the target address.
For instructions other than jump instructions, these bits provide both the A and B register addresses of the 2901's. Since the A and B addresses are identical, the dual port capability of the 2901's is not used.
Bit 7-0 For jump instructions, these bits provide the least significant 8 bits of the target address.
For instructions using the flag field, these bits are used to select the flag.
For instructions using a constant for CSRC, these bits provide that constant.

### 3.3.2. The DISK Processor

The DISK processor is a bit slice design using two 2901 's and is very similar to the CPU processor. The 8 bit source buss is called DSRC and the 8 bit destination buss is called DDEST. The sequencer for the DISK processor consists of three 2911 IC's and is very similar to the CPU processor's sequencer. The major difference between the two sequencers is that the DISK processor does not have the multiway jump facility.

The instruction width of the DISK processor is 32 bits. Eight 1 Kx 4 PROM's are used. The instruction is defined as follows:

Bit 31-29 Instruction type - defines type of jump and whether this instruction includes a flag field.
Bit 28-26 DSRC address - defines one of 8 sources.
Bit 25-22 DDEST address - defines one of 16 destinations.
Bit 21-16 2901 control bits I6, I5, I4, I2, I0, and CN.
Bit 15-12 For jump instructions, these bits address the condition to be selected. The 2901 control bit I8, I7, and I3 are then held low ( 0 ) and I1 is held high (1). This enables certain ALU instructions to be performed at the same time as a jump instruction.
For instructions other than jump instructions, these bits provide the 2901 control bits I8, I7, I3, and I1 directly.
Bit 11-8 For jump instructions, these bits provide the most significant bits of the target address.
For instructions other than jump instructions, these bits provide both the $A$ and $B$ register addresses of the 2901. Since the $A$ and B addresses are identical, the dual port capability of the 2901 's is not used.
Bit 7-0 For jump instructions, these bits provide the least significant 8 bits of the target address.
For instructions using the flag field, these bits are used to select the flag.
For instructions using a constant for DSRC, these bits provide that constant.

### 3.3.3. The Disk Interface

The SMD disk interface is controlled by the DISK processor. The firmware may write directly to the SMD buss lines and tag lines. The data is passed through two 74S299 IC's used as a 16 bit serializer/deserializer shift register. Further registers surrounding this shift register give the firmware a 16 bit word time to move the first two bytes to or from the Sector Buffer. The firmware is synchronized to the SMD interface by a bit counter which sets a word available flip-flop, WRDAV, each time the counter overflows. All controls for the CRC and ECC logic may also be switched at this word available time. It is necessary for the firmware to pre-load these controls in the previous word time. The controls will be synchronized and enabled at the next word available time.

The firmware will normally elect to write a CRC field after each header. The hardware used to do this is a 9401 IC wired to generate the polynomial $\mathrm{X}^{16}+\mathrm{X}^{15}$ $+X^{2}+1$. This IC is also used when reading the header to check its validity. At
the end of the data field, however, four bytes of ECC are written. The polynomial used in this case is $\mathrm{X}^{32}+\mathrm{X}^{23}+\mathrm{X}^{21}+\mathrm{X}^{11}+\mathrm{X}^{2}+1$. The hardware used to implement this polynomial are several MSI IC's. When reading data from the disk, the firmware may choose to break this polynomial up into its factors and return an ECC pattern identical to the DG 6060 Series. Optionaliy, the firmware will not factor the polynomial, and any correctable error encountered will be corrected by the firmware in the Sector Buffer before passing the data to the DG computer.

### 4.0 DIAGNOSTICS

### 4.1. MICRODIAGNOSTICS AND LEDS

Microdiagnostics are run every time the controller powers up. The CPU processor and the DISK processor each have their own diagnostics. Any failure will cause the LEDs to be lit. The LEDs have the following meaning:

| DS4 | DS3 | DS2 | DS1 |
| :---: | :---: | :---: | :---: |
| $\overline{\mathrm{Off}}$ | Off | $\overline{\mathrm{Off}}$ | Off |
| Off | Off | Off | On |
| ff | Off | On | Off |
| Off | Off | On | On |
| Off | On | Off |  |

Any other settings

## No Fault

CPU processor failed basic 2901 test. CPU processor failed ALU function test. CPU processor failed register address test. CPU processor failed RAM buffer test. CPU processor's sequencer failed.

| DS8 | DS7 | DS6 | DS5 |
| :---: | :---: | :---: | :---: |
| Off | Off | $\overline{\mathrm{Off}}$ | Off |
| Off | Off | Off | On |
| Off | Off | On | Off |
| Off | Off | On | On |
| Off | On | Off | Off |
| Off | On | Off | On |
| Off | On | On | Off |
| Any | er | tin |  |

No Fault
Disk processor failed basic 2901 test. Disk processor failed ALU function test. Disk processor failed register address test. Disk processor failed serializer/deserializer test. Disk processor failed ECC test. Disk processor failed RAM buffer test. Disk processor's sequencer failed.
N.B.: Since both processors test the RAM buffer, there is some communication between the two processors during diagnostics. For this reason, both processors may be indicating a fault when in fact only one has failed.

### 4.2. DIAGNOSTIC SOFTWARE

The SPECTRA 10 disk controller is designed to emulate the Data General 6067 Disk Subsystem and to run with the standard Data General diagnostics:

| ZDKP FMTR | $(095-000471)$ | 6067 | Formatter |
| :--- | :--- | :--- | :--- |
| ZDKP | DIAG | $(095-000470)$ | 6067 |
| Diagnostic |  |  |  |
| ZDKP RELI | $(095-000469)$ | 6067 | Reliability Program |

In standard emulation mode ( 815 cylinders, 5 heads, and 24 sectors per track), the Formatter and Reliability programs run without modification. The Diagnostic requires a few patches to ignore those features which the SPECTRA 10 does not emulate, none of which affect operational system software. In expanded emulation mode with different numbers of cylinders, heads, and/or sectors per track, additional changes have to be made in order to take advantage of these different capacities.

### 4.2.1. DTOS REV. 7

## ZDKP FMTR (095-000471-03)

4.2.1.1. To change sectors per track from 24 to 32 :

| Address | Is | Change to | Comments |
| :---: | :---: | :---: | :---: |
| 113 | 30 | 40 | ;sectors/track |
| 171 | 30 | 40 | ;sectors/track |
| 2525 | 176400 | 176000 | ;-(sectors/track*40) |
| 2536 | 1400 | 2000 | ;sectors/track*40 |
| 2537 | 27 | 37 | ;sectors/track-1 |

80 MB disk ( 815 cylinders, 5 heads) is referred to as 50 MB 6067. 300 MB disk ( 815 cylinders, 19 heads) is referred to as 190 MB 6061.
4.2.1.2. To change cylinders from 815 to 823:
$\frac{\text { Address }}{202} \quad \frac{\text { Is }}{1457} \quad \frac{\text { Change to }}{1467} \quad \frac{\text { Comments }}{\text {;cylinders }}$

80 MB disk ( 823 cylinders, 5 heads) is referred to as 50 MB 6067. 300 MB disk ( 823 cylinders, 19 heads) is referred to as 190 MB 6061.
4.2.1.3. For 160 MB disk with 1645 cylinders:

| $\frac{\text { Address }}{202}$ | $\frac{\text { Is }}{1457}$ | $\frac{\text { Change to }}{3155}$ |  | Comments |
| :---: | :---: | :---: | :--- | :--- |
|  |  |  |  |  |
| 1167 | 34170 | 34172 |  | ;load cylinders |
|  |  |  |  |  |
| 2606 | 167400 | 2401 |  | ;JMP a .+1. |
| 2607 | 12300 | 370 |  | ; |
|  |  |  |  |  |
| 370 | - | 167400 | ;AND 3,1 |  |
| 371 | - | 123000 | ;ADD 1,0 |  |
| 372 | - | 34404 | ;LDA 3,.+4 |  |
| 373 | - | 163400 | ;AND 3,0 |  |
| 374 | - | 2401 | ;JMP @.+1 |  |
| 375 | - | 2610 | ; |  |
| 376 | - | 160377 | ;mask |  |

160 MB disk ( 1645 cylinders, 5 heads) is referred to as 50 MB 6067 .

ZDKP FMTR (095-0000471-03) (cont.)
4.2.1.4. To change number of heads or cylinders for other drives:

| Address | Is | Change to | Comments |
| :---: | :---: | :---: | :---: |
| 202 | $\overline{1457}$ | CCCC | ;cvlinders |
| 1200 | 22 | HH-1 | ;heads-1. |
|  |  | 34167 | ;if CCCC less than 1000 |
| 1167 | 34170 | 34170 | ;if CCCC between 1000 \& 2000 |
|  |  | 34172 | ;if CCCC greater than 2000 |

Disk is referred to as 190 MB 6061.
CCCC and HH are values taken from the Drive Configuration Table (4.2.3.).

ZDKP DIAG (095-000470-03)
4.2.1.5. Required Changes:

| $\frac{\text { Address }}{}$ |  | Is |
| :---: | :---: | :---: |
| 15111 | 6246 | Change to |
| 1600 | 6252 | 403 |
| 1723 | 6251 | 474 |
| 1724 | 60227 | 6263 |
| 3272 | 16000 | 5274 |
| 3322 | 16000 | 12000 |
| 3423 | 6252 | 12000 |
| 4113 | 20216 | 516 |
| 6476 | 451 | 557 |
|  |  | 401 |

4.2.1.6. To change sectors per track from 24 to 32 :

| Address | $\frac{\text { Is }}{142}$ | 177750 | $\frac{\text { Change to }}{177740}$ |  |
| :---: | :---: | :---: | :--- | :--- |
| 2367 | 0 | 400 |  | Comments <br> ;-sectors/track |
| 2474 | 102400 | 20102 |  | ;check head increment |
| 2554 | 40401 | 40000 |  | ;force illegal sector write |
| 2637 | 10006 | 10406 | ;force illegal surface |  |
| 2640 | 44006 | 44406 | ; |  |
| 5621 | 21400 | 20212 | $;$ |  |

80 MB disk ( 815 cylinders, 5 heads) is referred to as 50 MB 6067 . 300 MB disk ( 815 cylinders, 19 heads) is referred to as 190 MB 6061.

## ZDKP DIAG (095-000470-03) (cont.)

4.2.1.7. To change cylinders from 815 to 823 :
$\frac{\text { Address }}{214} \quad \frac{\text { Is }}{1457} \quad \frac{\text { Change to }}{1467} \quad \frac{\text { Comments }}{\text {;cylinders }}$

80 MB disk ( 823 cylinders, 5 heads) is referred to as 50 MB 6067. 300 MB disk ( 823 cylinders, 19 heads) is referred to as 190 MB 6061.
4.2.1.8. For 160 MB disk with 1645 cylinders:

| $\frac{\text { Address }}{214}$ | $\frac{\text { Is }}{1457}$ | $\frac{\text { Change to }}{3155}$ |  | Comments <br> ;cylinders |
| :---: | :---: | :---: | :--- | :--- |
| 6655 | 34211 | 34212 |  | ;load cylinder mask |
|  |  |  |  |  |
| 6023 | 176400 | 2401 |  | ;JMP a .+1. |
| 6024 | 151220 | 332 |  | ; |
|  |  |  |  |  |
| 332 | - | 34212 | ;LDA 3,212 |  |
| 333 | - | 173400 | ;AND 3,2 |  |
| 334 | - | 176400 | ;SUB 3,3 |  |
| 335 | - | 151220 | ;MOVZR 2,2 |  |
| 336 | - | 2401 | ;JMP Q .+1 |  |
| 337 | - | 6025 | ; |  |

160 MB disk ( 1645 cylinders, 5 heads) is referred to as 50 MB 6067.
4.2.1.9. To change number of heads or cylinders for other drives:

| $\frac{\text { Address }}{214}$ | $\frac{\mathrm{Is}}{1457}$ | $\frac{\text { Change to }}{\text { CCCC }}$ | $\frac{\text { Comments }}{\text { cylinders }}$ |
| :---: | :---: | :---: | :---: |
| 6707 | 22 | HH-1 | ;heads-1 |
| 6655 | 34211 | $\left\{\begin{array}{l}34212 \\ 34211 \\ 34212\end{array}\right.$ | ;if CCCC less than 1000 <br> ;if CCCC between $1000 \& 2000$ <br> ;if CCCC greater than 2000 |
| 212 | 1777 | 377 | ;if CCCC less than 1000 |

Disk is referred to as 190 MB 6061. CCCC and HH are values taken from the Drive Configuration Table (4.2.3.).
4.2.1.10. To change sectors per track from 24 to 32 :

| Address | Is | Change to | Comments |
| :---: | :---: | :---: | :---: |
| 116 | 30 | 40 | ;sectors/track |
| 6757 | 176400 | 176000 | ;-(sectors/track*40) |
| 6770 | 1400 | 2000 | ;sectors/track*40 |
| 6771 | 27 | 37 | ;sectors/track-1 |

80 MB disk ( 815 cylinders, 5 heads) is referred to as 50 MB 6067. 300 MB disk ( 815 cylinders, 19 heads) is referred to as 190 MB 6061.
4.2.1.11. To change cylinders from 815 to 823 :

$$
\frac{\text { Address }}{3713} \quad \frac{\text { Is }}{1457} \quad \frac{\text { Change to }}{1467} \quad \frac{\text { Comments }}{\text {;cylinders }}
$$

80 MB disk ( 823 cylinders, 5 heads) is referred to as 50 MB 6067. 300 MB disk ( 823 cylinders, 19 heads) is referred to as 190 MB 6061.
4.2.1.12. For 160 MB disk with 1645 cylinders:

| $\frac{\text { Address }}{3713}$ | $\frac{\text { Is }}{1457}$ | $\frac{\text { Change to }}{3155}$ |  | Comments <br> ;cylinders |
| :---: | :---: | :---: | :--- | :--- |
| 3663 | 34426 | 34151 |  | ;load cylinder mask |
|  |  |  |  |  |
| 7042 | 167400 | 2401 |  | ;JMP @ .+1 |
| 7043 | 123000 | 350 |  | ; |
|  |  |  |  |  |
| 350 | - | 167400 | ;AND 3,1 |  |
| 351 | - | 123000 | ;ADD 1,0 |  |
| 352 | - | 34404 | ;LDA 3,.+4 |  |
| 353 | - | 163400 | ;AND 3,0 |  |
| 354 | - | 2401 | ;JMP @ .+1 |  |
| 355 | - | 2610 | ; |  |
| 356 | - | 160377 | ;mask |  |

160 MB disk ( 1645 cylinders, 5 heads) is referred to as 50 MB 6067.
4.2.1.13. To change number of heads or cylinders for other drives:

| $\frac{\text { Address }}{3713}$ | $\frac{\text { Is }}{1.457}$ | $\frac{\text { Change to }}{\text { CCCC }}$ | Comments <br> ;cylinders |
| :---: | :---: | :---: | :--- |
| 3710 | 22 | HH-1 | ;heads-1 |
| 3663 | 34426 | $\begin{cases}34146 & \text {;if CCCC less than 1000 } \\ 34426 & \text {;if CCCC between 1000 \& 2000 } \\ 34151 & \text {;if CCCC greater than 2000 }\end{cases}$ |  |

Disk is referred to as 190 MB 6061.
CCCC and HH are values taken from the Drive Configuration Table (4.2.3.).
4.2.1.14. Additional changes required for Fixed/Removable Cartridge Drives (CDC CMD and Ampex DFR)

ZDKP FMTR (095-000471-03)

| Address | Is | Change to |  |
| :---: | :---: | :---: | :---: |
| 2516 | $20 \overline{073}$ | $\frac{2401}{2401}$ |  |
| 2517 |  | 101005 | 1103 |

Other changes as in 4.2.1.4.
ZDKP DIAG (095-000470-03)

| Address | Is | Change to |  |
| :---: | :---: | :---: | :---: |
| 2176 | $32 \overline{033}$ | $\frac{37}{2177}$ | 44037 |
|  |  | 37 |  |
| 2367 | 400 | 0 |  |
| 2403 | 2400 | 2000 |  |
|  |  |  |  |
| 2474 | 20102 | 102400 |  |
|  |  |  |  |
| 2537 | 751 | 401 |  |

Other changes as in 4.2.1.9.
ZDKP RELI (095-000469-03)
No additional changes
Other changes as in 4.2.1.13

### 4.2.2. DTOS REV. 8

## ZDKP FMTR (095-000471-04)

4.2.2.1. To change sectors per track from 24 to 32 :

| Address | Is | Change to | Comments |
| :---: | :---: | :---: | :---: |
| 1246 | 27 | 37 | ;sectors/track-1 |
| 1256 | 27 | 37 | ;sectors/track-1 |
| 3013 | 176400 | 176000 | ;-(sectors/track*40) |
| 3024 | 30 | 40 | ;sectors/track |
| 3025 | 27 | 37 | ;sectors/track-1. |

80 MB disk ( 815 cylinders, 5 heads) is referred to as 50 MB 6067 . 300 MB disk ( 815 cylinders, 19 heads) is referred to as 190 MB 6061.
4.2.2.2. To change cylinders from 815 to 823 :

| $\frac{\text { Address }}{1244}$ | $\frac{\text { Is }}{1456}$ | $\frac{\text { Change to }}{1466}$ |  |
| :---: | :---: | :---: | :---: |
| 1254 | 1456 | 1466 |  |

80 MB disk ( 823 cylinders, 5 heads) is referred to as 50 MB 6067. 300 MB disk ( 823 cylinders, 19 heads) is referred to as 190 MB 6061.
4.2.2.3. For 160 MB disk with 1645 cylinders:

| Address | Is | Change to | Comments |
| :---: | :---: | :---: | :---: |
| 1247 | 22 | 4 | ;heads-1 |
| 1250 | 632 | 3154 | ;cylinders-1 |
| 1251 | 777 | 3777 | ;mask |
| 1252 | 27 | 37 | ;sectors/track-1 |
| 3067 | 167400 | 2401 | ;JMP @ .+1 |
| 3070 | 123000 | 366 | ; |
| 366 | - | 167400 | ;AND 3,1 |
| 367 | - | 123000 | ;ADD 1,0 |
| 370 | - | 34404 | ;LDA 3,.+4 |
| 371 | - | 163400 | ;AND 3,0 |
| 372 | - | 2401 | ;JMP @ .+1 |
| 373 | - | 3071 | ; |
| 374 | - | 160377 | ;mask |

160 MB disk ( 1645 cylinders, 5 heads) is referred to as 96 MB 6060 .

ZDKP FMTR (095-0000471-04) (cont.)
4.2.2.4. To change number of heads or cylinders for other drives:

| Address | Is | Change to | Comments |
| :---: | :---: | :---: | :---: |
| 1247 | 22 | HH-1 | ;heads-1. |
| 1250 | 632 | CCCC-1 | ;cylinders-1 |
|  |  | (777 | ;if CCCC less than 1000 |
| 1251 | 777 | $\{1777$ | ;if CCCC between $1000 \& 2000$ |
|  |  | 3777 | ;if CCCC greater than 2000 |
| 1252 | 27 | 37 | ;sectors/track-1 |

Disk is referred to as 96 MB 6060 .
CCCC and HH are values taken from the Drive Configuration Table (4.2.3.).

ZDKP DIAG (095-000470-04)
4.2.2.5. Required Changes:

| $\frac{\text { Address }}{}$ | $\frac{\text { Is }}{1533}$ |  |
| :---: | :---: | :---: |
|  | 6246 | Change to |
| 1622 | 6253 | 403 |
| 1756 | 6252 | 504 |
| 1757 | 60227 | 6264 |
| 3650 | 16000 | 6275 |
| 3700 | 16000 | 12000 |
| 4004 | 6253 | 12000 |
| 4472 | 102400 | 520 |
| 7240 | 451 | 561 |
|  |  | 401 |

4.2.2.6. To change sectors per track from 24 to 32 :

| $\frac{\text { Address }}{7513}$ | $\frac{\text { Is }}{27}$ | $\frac{\text { Change to }}{37}$ |  | Comments <br> 7523 |
| :---: | :---: | :---: | :--- | :--- |
| 27 | 37 |  | ;sectors/track <br> ;sectors/track |  |
| 2505 | 0 | 10 |  | ;32 sector write |
| 2661 | 102400 | 20105 |  | ;check head increment |
| 3065 | 40401 | 40000 |  | ;force illegal sector |
| 3150 | 126400 | 24105 |  | ;force illegal surface |
| 4733 | 24022 | 24021 | ; |  |

80 MB disk ( 815 cylinders, 5 heads) is referred to as 50 MB 6067. 300 MB disk ( 815 cylinders, 19 heads) is referred to as 190 MB 6061.

ZDKP DIAG (095-000470-04) (cont.)
4.2.2.7. To change cylinders from 815 to 823:

| $\frac{\text { Address }}{7511}$ | $\frac{\text { Is }}{1456}$ | $\frac{\text { Change to }}{1466}$ |  |
| :---: | :---: | :---: | :---: |
| 7521 | 1456 | 1466 |  |
| Comments |  |  |  |
| ;eylinders-1 |  |  |  |
| ;cylinders-1 |  |  |  |

80 MB disk ( 823 cylinders, 5 heads) is referred to as 50 MB 6067. 300 MB disk ( 823 cylinders, 19 heads) is referred to as 190 MB 6061.
4.2.2.8. For 160 MB disk with 1645 cylinders:

| Address | Is | Change to | Comments |
| :---: | :---: | :---: | :---: |
| 7514 | 22 | 4 | ;heads-1 |
| 7515 | 632 | 3154 | ;cylinders-1 |
| 7516 | 777 | 3777 | ;mask |
| 7517 | 27 | 37 | ;sectors-1 |
| 6572 | 176400 | 2401 | ;JMP @ .+1. |
| 6573 | 151220 | 333 | ; |
| 333 | - | 34406 | ;LDA 3,.+6 |
| 334 | - | 173400 | ;AND 3,2 |
| 335 | - | 176400 | ;SUB 3,3 |
| 336 | - | 151220 | ;MOVZR 2,2 |
| 337 | - | 2401 | ;JMP @ .+1 |
| 340 | - | 6574 | ; |
| 341 | - | 1777 | ;mask |

160 MB disk ( 1645 cylinders, 5 heads) is referred to as 96 MB 6060.
4.2.2.9. To change number of heads or cylinders for other drives:

| $\frac{\text { Address }}{7514}$ | $\frac{\text { Is }}{22}$ | $\frac{\text { Change to }}{\text { HH-1 }}$ |  |
| :---: | :---: | :---: | :--- | | Comments |
| :--- |
| 7515 |

Disk is referred to as 96 MB 6060 .
CCCC and HH are values taken from the Drive Configuration Table (4.2.3.).

## ZDKP RELI (095-000470-04)

4.2.2.10. To change sectors per track from 24 to 32 :

| Address | Is | Change to | Comments |
| :---: | :---: | :---: | :---: |
| 4277 | 27 | 37 | ;sectors/track-1 |
| 4307 | 27 | 37 | ;sectors/track-1 |
| 7236 | 176400 | 176000 | ;-(sectors/track*40) |
| 7247 | 30 | 40 | ;sectors/track |
| 7250 | 27 | 37 | ;sectors/track-1 |

80 MB disk ( 815 cylinders, 5 heads) is referred to as 50 MB 6067. 300 MB disk ( 815 cylinders, 19 heads) is referred to as 190 MB 6061.
4.2.2.11. To change cylinders from 815 to 823 :

| Address | Is | Change to | Comments |
| :---: | :---: | :---: | :---: |
| 4275 | 1456 | 1466 | ;evlinders-1 |
| 4305 | 1456 | 1466 | ;cylinders-1 |

80 MB disk ( 823 cylinders, 5 heads) is referred to as 50 MB 6067. 300 MB disk ( 823 cylinders, 19 heads) is referred to as 190 MB 6061.
4.2.2.12. For 160 MB disk with 1645 cylinders:

| Address | Is | Change to | Comments |
| :---: | :---: | :---: | :---: |
| 4300 | 22 | 4 | ;heads-1 |
| 4301 | 632 | 3154 | ; cylinders-1 |
| 4302 | 777 | 3777 | ;mask |
| 4303 | 27 | 37 | ;sectors/track-1 |
| 7312 | 167400 | 2401 | ;JMP @ .+1 |
| 7313 | 123000 | 342 | ; |
| 342 | - | 167400 | ;AND 3,1 |
| 343 | - | 123000 | ;ADD 1,0 |
| 344 | - | 34404 | ;LDA 3,.+4 |
| 345 | - | 163400 | ;AND 3,0 |
| 346 | - | 2401 | ;JMP @ .+1. |
| 347 | - | 7314 | ; |
| 350 | - | 160377 | ;mask |

160 MB disk ( 1645 cylinders, 5 heads) is referred to as 96 MB 6060.
4.2.2.13. To change number of heads or cylinders for other drives:

| Address | Is | Change to | Comments |
| :---: | :---: | :---: | :---: |
| 4300 | 22 | HH-1 | ;heads-1 |
| 4301 | 632 | CCCC-1 | ;cylinders-1 |
|  |  | (777 | ;if CCCC less than 1000 |
| 4302 | 777 | $\{1777$ | ;if CCCC between 1000 \& 2000 |
|  |  | 3777 | ;if CCCC greater than 2000 |
| 4303 | 27 | - 37 | ;sectors/track-1 |

Disk is referred to as 96 MB 6060 . CCCC and HH are values taken from the Drive Configuration Table (4.2.3.).

### 4.2.3. <br> DRIVE CONFIGURATION TABLE

Type Capac Cyls Hds Secs CCCC HH SS M,LLLLLL

## AMPEX

| DM940 | 40 MB | 411 | 5 | 32 | 633 | 5 | 40 | 1,340 |
| :--- | ---: | ---: | ---: | ---: | ---: | ---: | ---: | :--- |
| DM980 | 80 MB | 823 | 5 | 32 | 1467 | 5 | 40 | 2,1140 |
| DM9160 | 160 MB | 1645 | 5 | 32 | 3155 | 5 | 40 | 4,2040 |
| DM9300 | 300 MB | 815 | 19 | 32 | 1457 | 23 | 40 | 7,107640 |
| DM9300A | 300 MB | 823 | 19 | 32 | 1467 | 23 | 40 | 7,121240 |
|  |  |  |  |  |  |  |  |  |
| DFR932 | 16 MB R | 823 | 1 | 32 | 1467 | 1 | 40 | 0,63340 |
|  | 16 MB F | 823 | 1 | 32 | 1467 | 1 | 40 | 0,63340 |
| DFR964 | 16 MB R | 823 | 1 | 32 | 1467 | 1 | 40 | 0,63340 |
|  | 48 MB F | 823 | 3 | 32 | 1467 | 3 | 40 | 1,32240 |
| DFR996 | 16 MB R R | 823 | 1 | 32 | 1467 | 1 | 40 | 0,63340 |
|  | 80 MB F | 823 | 5 | 32 | 1467 | 5 | 40 | 2,1140 |

CONTROL DATA

| SMD | 9760 | 40 MB | 411 | 5 | 32 | 633 | 5 | 40 | 1,340 |
| :--- | :--- | ---: | :--- | ---: | :--- | ---: | ---: | :--- | :--- |
|  | 9762 | 80 MB | 823 | 5 | 32 | 1467 | 5 | 40 | 2,1140 |
|  | 9764 | 150 MB | 411 | 19 | 32 | 633 | 23 | 40 | 3,150040 |
|  | 9766 | 300 MB | 823 | 19 | 32 | 1467 | 23 | 40 | 7,121240 |
| CMD |  | $9448-32$ | 16 MB | R | 823 | 1 | 32 | 1467 | 1 |
|  |  |  |  |  |  |  |  |  |  |
|  |  | 16 MB F | 823 | 1 | 32 | 1467 | 1 | 40 | 0,63340 |
|  | $9448-64$ | 16 MB R | 823 | 1 | 32 | 1467 | 1 | 40 | 0,63340 |
|  |  | 48 MB F | 823 | 3 | 32 | 1467 | 3 | 40 | 1,32240 |
|  | $9448-96$ | 16 MB | R | 823 | 1 | 32 | 1467 | 1 | 40 |
|  |  | 80 MB F | 823 | 5 | 32 | 1467 | 5 | 40 | 2,1140 |
|  |  |  |  |  |  |  |  |  |  |
| MMD | $9730-12$ | 12 MB | 320 | 2 | 32 | 500 | 2 | 40 | 0,50000 |
|  | $9730-24$ | 24 MB | 320 | 4 | 32 | 500 | 4 | 40 | 0,120000 |
|  | $9730-80$ | 80 MB | 823 | 5 | 32 | 1467 | 5 | 40 | 2,1140 |
|  | $9730-160$ | 160 MB | 823 | 10 | 32 | 1467 | 12 | 40 | 4,2300 |

## CENTURY DATA

| T82 | 80 MB | 815 | 5 | 32 | 1457 | 5 | 40 | 1,176540 |
| :--- | ---: | ---: | ---: | ---: | ---: | ---: | ---: | :--- |
| T82X | 80 MB | 823 | 5 | 32 | 1467 | 5 | 40 | 2,1140 |
| T302 | 300 MB | 815 | 19 | 32 | 1457 | 23 | 40 | 7,107640 |
| T302X | 300 MB | 823 | 19 | 32 | 1467 | 23 | 40 | 7,121240 |

FUJITSU

| 2201 | 50 MB | 815 | 3 | 32 | 1457 | 3 | 40 | 1,30640 |
| :--- | ---: | ---: | ---: | ---: | ---: | ---: | :--- | :--- |
| 2211 | 80 MB | 823 | 5 | 32 | 1467 | 5 | 40 | 2,1140 |
| 2282 | 66 MB | 823 | 4 | 32 | 1467 | 4 | 40 | 1,115600 |
| 2283 | 132 MB | 823 | 8 | 32 | 1467 | 10 | 40 | 3,33400 |
| 2284 | 165 MB | 823 | 10 | 32 | 1467 | 12 | 40 | 4,2300 |
| 2311 | 48 MB | 589 | 4 | 32 | 1115 | 4 | 40 | 1,23200 |
| 2312 | 84 MB | 589 | 7 | 32 | 1115 | 7 | 40 | 2,1540 |

4.2.3. DRIVE CONFIGURATION TABLE (cont.)

Type Capac Cyls Hds Secs CCCC HH SS M,LLLLLL DASTEK

| $4830-1$ | 200 MB | 823 | 12 | 32 | 1467 | 14 | 40 | $4,151.200$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $4830-2$ | 330 MB | 823 | 20 | 32 | 1467 | 24 | 40 | 10,4600 |
| $4830-3$ | 400 MB | 823 | 24 | 32 | 1467 | 30 | 40 | 11,122400 |

KENNEDY

| $5300-70$ | 70 MB | 700 | 5 | 32 | 1274 | 5 | 40 | 1,132600 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 5380 | 80 MB | 823 | 5 | 32 | 1467 | 5 | 40 | 2,1140 |

### 5.0 SYSTEM SOFTWARE

### 5.1. INITIALIZATION

The SPECTRA 10 disk controller in standard emulation mode is designed to run RDOS V6.62 without modifications. In order to take advantage of the increased capacities of many SMD compatible disk drives, it is necessary to make some minor parameter changes in DKINIT. The procedure is as follows, with the required values taken from the Drive Configuration Table (see 4.2.3.):
(1) Execute DKINIT either from MT0:4 or from a running RDOS disk.
(2) Halt the CPU and make the following parameter changes:

| Address | Is | Change to | Comments |
| :---: | :---: | :---: | :---: |
| 20557 | 1 | M $\}$ | \# Blocks |
| 20560 | 77010 | LLLLLL $\}$ |  |
| 20561 | 1457 | CCCC | Cylinders |
| 20562 | 170 | HH*SS | Sectors/cylinder |
| 31564 | 5 | HH | Heads |
| 31565 | 30 | SS | Sectors/track |
| 31566 | 1 | M , | \# Blocks-6 |
| 31567 | 77002 | LLLLLL-6 $\}$ |  |

(3) Continue with the RDOS build.

## APPENDIX A

## SMD INTERFACE CABLE CONNECTIONS

The SMD Interface signal cable connections between the Disk Drive(s) and SPECTRA 10 are shown in the following pages. Figure 2 is a cable configuration drawing. The control signal cable, or "A" cable, is a 60 twisted-pair flat cable. This cable is connected between the controller and first drive and is typically 10 feet or 15 feet long. Additional drives may be attached by "Daisy Chaining" a 6 foot twisted-pair flat cable between the first and subsequent drives. A drive terminator must be installed on the last drive. All drives attached have a data 26 pin cable, or " B " cable, connected radially between each drive and the controller.
"A" CABLE

## CONTROLLER

|  |  |  |  | DRIVE |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | LO, HI |  |
| Unit Select Tag |  |  | 22, 52 |  |
| Unit Select $2^{0}$ |  |  | 23, 54 |  |
| Unit Select $2^{1}$ |  |  | 24, 54 |  |
| Unit Select $2^{3}$ |  |  | 27, 57 |  |
| Tag 1 | $2^{*}$ |  | 1, 31 |  |
| Tag 2 | $2^{*}$ |  | 2, 32 |  |
| Tag 3 | $2^{*}$ |  | 3, 33 |  |
| Bit 0 | $2^{*}$ |  | 4, 34 |  |
| Bit 1 | 2* |  | 5, 35 |  |
| Bit 2 | $2^{*}$ |  | 6, 36 |  |
| Bit 3 | 2* |  | 7, 37 |  |
| Bit 4 | $2^{*}$ |  | 8, 38 |  |
| Bit 5 | 2* |  | 9, 39 |  |
| Bit 6 | 2* |  | 10, 40 |  |
| Bit 7 | $2^{*}$ |  | 11, 41 |  |
| Bit 8 | 2* |  | 12, 42 |  |
| Bit 9 | 2* |  | 13, 43 |  |
| Open Cable Det |  |  | 14, 44 |  |
| Index | $2^{*}$ |  | 18, 48 |  |
| Sector | 2* |  | 25, 55 |  |
| Fault | 2* |  | 15, 45 |  |
| Seek Error | 2* |  | 16, 46 |  |
| On Cylinder | 2* |  | 17, 47 |  |
| Unit Ready | $2^{*}$ |  | 19, 49 |  |
| Address Mark Fo | ${ }^{*}$ |  | 20, 50 |  |
| Write Protected | 2* |  | 28, 58 |  |
| Power Sequence |  |  | 29 | (one twisted |
| Power Sequence |  |  | 59 | pair) |
| Busy | 2* | 1** | 21, 51 |  |
| Bit 10 | $2^{*}$ | 3** | 30, 60 |  |

NOTE:
60 Position, 28 Awg., 30 twisted pair, flat cable, 100 ft . max. 1** Dual Channel units Only. 2* Gated by unit selected. 3* Bit 10 used for cylinder 1024 Bit for drives so equipped.
"B" CABLE
CONTROLLER

## DRIVE <br> LO, HI

| Write Data | $8, \quad 20$ |  |
| :--- | :---: | :--- |
| Ground | 7 |  |
| Write Clock | $6, \quad 19$ |  |
| Ground | 18, |  |
| Servo Clock | $2, \quad 14$ |  |
| Ground | 1 |  |
| Read Data | $3, \quad 16$ |  |
| Ground | 15 |  |
| Read Clock | $5, \quad 17$ |  |
| Ground | 4 |  |
| Seek End | $10, \quad 23$ |  |
| Unit Selected | $22, \quad 9$ |  |
| Ground | 21 |  |
| Reserved for Index | $12, \quad 24$ |  |
| Ground | 11 |  |
| Reserved for Index | $13, \quad 26$ |  |
| Ground | 25 |  |

NOTES:

1. 26 conductor shielded flat cable Maximum length - 50 ft .
2. No signals gated by Unit Selected.

## APPENDEX B <br> TROUBLESHOOTING CHECKLIST

The following checklist should be consulted prior to installation, and during installation if problems occur.

General
1.
2.
3.
4.
5.
6.

Is the drive grounded properly to the computer chassis? A braided ground strap should be connected between the first disk drive and the computer chassis. Also ground straps should be connected between multiple disk drives.

Are the drive and controller/CPU plugged into a common AC power source? If not they should be.

Check for proper voltages: primarily +5 vdc and -5 vde or -15 vde if applicable. DC voltage should be measured on the PCB to ensure it is set at 5 volts $+5 \%$ (4.7.5 to 5.25 ). If voltage is low and canno $\bar{t}$ be adjusted to specification, try unloading the supply in twin supply chassis by reassigning PCB's to different slots. This mostly applies to DEC systems, not DG, or PE.

If you have another disk drive, tape drive, or CPU run tests using any or all to verify results. This is to ensure the particular drive or CPU is not the cause of the problem, either due to configuration or fault.

Check to see that an appropriate burst rate (or throttle control) is set in the controller. Refer to switch settings earlier in this manual.

Try to cut test down to an absolute minimum: run on 1 cylinder and head, etc. If you cannot run the diagnostic or OS in expanded mode, try it in the standard mode.

## Controller

1. Check all switch settings, read the installation section and check them again! It is easy to set one switch wrong.
2. Ensure the NPG jump (CA1 to CB1) is out on the slot being used (DEC). On DG systems, ensure the INTP and DCHP signals are jumpered properly on the slot used. On P-E systems, ensure RACKO TACKO is jumpered properly, and SNSO is wired from the SELECH to the slot being used; on systems with a "remote bus" jumper 124-1 to 229-1.
3. Check to see if the cables are plugged in properly; on S12, S14, S20, and S21 products the arrowhead on the cable connector mates with the arrowhead on the PCB header. The S11 product must have the cables put on opposite to this, or "backwards," with the arrowheads on opposite ends from each other. When switching from S11 to an S12 this is sometimes overlooked. Also check the cables for opens or shorts if suspected.
4. Are the cables supplied by Spectra Logic? If not double check the termination into the connector for not frayed wires, shorts, etc. and that the shield is attached to ground.
5. On P-E systems, if the disk subsystems is running excessively slow, check the throttle switches and the "optional protocol" is selected.

Drive

1. Check the sectors per track setting for 32 sectors/track; CDC ships drives with 64 sectors/tracks.
2. Is "Index and Sector" supplied in the "A" cable, or both "A" and "B"? The $\mathrm{S} 11, \mathrm{~S} 14$, and S 20 require these signals be in the "A" cable. The S12 and S21 will use Index and Sector in either the "A" or "B" cable; providing switch for RPS is set appropriately. Some drives may have a PCB part number indicating these signals are in the "A" cable, but it may be jumpered incorrectly. Also, if the drive is a CDC SMD drive, check the jumper for gating Index and Sector on the "A" cable; important on multiple drive installation.
3. Is the drive set for hard sectoring, i.e. a fixed number of sectors/track, v.s. soft sectoring (using Address Marks)? Spectra Logic controllers do not use Address Marks and only run with hard sectoring: typically 24, 32, or 33 sectors/track.
4. Are the interface cables at the drive end connected properly (pin 1 to pin 1) and plugged into the proper A or B port? Some drives may have both A and B port connectors installed even though it is not a dual port drive; PCB's not installed for the option.

What is the disk drive's history-has it been working on another controller/system? Try to use a known good drive. If the drive has been used on a different controller manufacturer's product, double check that Index and Sector are in the "A" cable and gated properly. If the disk (pack or media) was previously formatted by a controller other than Spectra Logic, it should be reformatted. The S12 and S21 are format compatible with a DEC RM02, so reformatting is not necessary.
6.

Is the drive a "flat cable" or "round cable" drive? If it is a "round cable" version, check with Spectra Logic.

