REPRESENTED BY SEDILLO COMPANY 125 EAST SUNNYOAKS AVE. CAMPBELL, CALIF. 95008 PHONE: (408) 264-4019





REDCOR CORPORATION _

PRODUCT BROCHURE

R C

HARDWARE

- 860-nanosecond memory cycle time
- 8192-word memory expandable to 32,768 words
- 16-bit memory word
- Memory parity
- 6.2-microsecond multiply
- 11.4-microsecond divide
- Memory write protection
- External interrupt
- Hardware bootstrap loader
- Hardware index register
- 8 sense switches
- Direct memory access (1.1 million words per second transfer)
- Power shutdown and restart
- ASR 33 Teletype
- Choice of cabinet or 19-inch rack
- 32 priority interrupt levels*
- 4 block-transfer channels*
- Real-time clock*

SOFTWARE

- Single-pass assembler
- FORTRAN IV (USASI Standard)
- Math subroutines
- Utility package

ASSEMBLER

The REDCOR 70 Assembler is a single-pass symbolic assembler which operates in a basic 4K system configuration. The output may be either absolute or relocatable.

FORTRAN IV

The FORTRAN IV is a single-pass compiler meeting all USASI specifications.

MATH SUBROUTINES

The Math Subroutine Library includes routines for logarithmic, exponential, trigonometric functions, and arithmetic routines for single and double-precision calculations.

UTILITY PACKAGE

The Utility Package includes a tape edit program, debug package, loader and a tape copy/verify program.

*Optional



GENERAL DESCRIPTION

The capability of the REDCOR 70 to be incorporated in varied applications coupled with outstanding price/performance characteristics make it the leader in its class.

MEMORY

The internal core memory, consisting of 8,192 16-bit words plus parity, has a cycle time of 860 nanoseconds. Prewiring allows up to 16,384 words of memory (in 4096-word blocks) to be installed without additional cabinets or power supplies.

MEMORY ADDRESSING

There are four modes of addressing:

- Direct: Single-word instruction-256 locations Double-word instruction-32,768 locations
- Indirect: Capable of full memory addressing
- Indexed: Utilization of the X-register allows address modification without affecting execution time
- Relative: To page register To next instruction address register, forward and reverse 256 locations

REGISTERS AVAILABLE TO THE PROGRAMMER

UBA-Register: Upper accumulator

The upper accumulator (memory location 0008) is used as an extension of the lower accumulator for multiply and divide operations.

X-Register: Index register

The index register is a 16-bit flip-flop register.

R-Register: Roll arrow register

The roll arrow register (memory location 0007) provides for unlimited nesting of subroutines.

B-Register: Lower accumulator

The lower accumulator (16-bit flip-flop register) provides one of the operands to the adder and also stores the result.

P-Register: Page register

The page register (6-bit flip-flop register) selects the page in which the operand address is located.

REGISTERS NOT AVAILABLE TO PROGRAMMER

L-Register: Memory address register

The memory address register (14-bit flip-flop register) contains the address of the memory cell being accessed.

D-, G-, J-Registers: Working registers

These 16-bit flip-flop registers are temporary storage registers and working buffer registers.

I-Register: Instruction register

The instruction register (16-bit flip-flop register) contains the stored operation code.

N-Register: Next instruction address register

The next instruction address register (16-bit flip-flop register) contains the address of the next instruction to be executed.

INPUT/OUTPUT

Party-Line I/O Systems 16 Data output lines 16 Data input lines

8 Device address lines 9 Control lines

Four basic methods are used for input/output and control:

- Single word transfer under program control to/from accumulator
- Word transfers through direct memory access
- Discrete signals

External interrupt

The direct memory access feature allows connecting up to 4 block transfer channels^{*}; each allowing the control of 16 high-speed I/O devices without direct program intervention. Parallel data transfers of one word per memory cycle can be accomplished at a rate of up to 1.1 million words per second.

An external interrupt signal causes the program to branch to hexadecimal address 000F to pick up the location of the instruction to be executed.

Priority interrupts^{*} are expandable in groups of 8, with group enable/disable and individual arm/disarm. Each interrupt level has a unique memory destination address.

PHYSICAL SPECIFICATIONS

The REDCOR 70, with self-contained power supply, is 19 inches high, 19 inches wide, 19 inches deep, excluding front panel.

16 X

Weight: 90 lb Temperature: 0° to 55° C Relative humidity: 0% to 90% Power requirements: 115 (±10)V 47 to 63 Hz

Power dissipation: 400W

Mounts in standard 19-inch cabinet

INSTRUCTION FORMAT

Single Word Instruction									Double Word Instruction																							
1 2	3	4	5	6	7	8	9	10	11	12	13	14	1	5	16		1	2	3	4	5	1	67	8	9	10	11	12	13	14	15	
0	С		x	1	R	s				ADF	}								L	3			E	С	1	R			oc			
0C		Ope	erati	on	code																				A	DR						
X		AD	R is	mo	difie	ed b				of th						-1																
I Indicates that word specified by ADR (as modified by RS) contains actual address of operand.								S)	LG Long instruction identification EOC Extended operation code field																							
RS 00 ADR is absolute address in page 0.									1	I Indicates indirect addressing																						
01 ADR is absolute address in page referenced by page register.							R																									
10 ADR is an absolute value added to address of next instruction.								00	OC Instruction operation code																							
11 ADR is an absolute value subtracted from address of next								ext	X																							
		inst	truc	tion													A	DR	0	pera	and	add	dress									
ADR Operand address																																

DATA FORMAT

16 bits

Two's Complement Magnitude S = 1 (Negative)

INSTRUCTION LIST

Mnemonic	Name	Microseconds	Mnemonic	Name	Microseconds
ADB	Add	1.9	ELB	End Left	1.9 - 7.0
ALB	Arithmetic Left	1.9 - 4.5	ELD	Double Length Shift	3.8 - 10.0
ANB	And	1.9	HLT	Halt	1.0
ARB	Arithmetic Right	1.9 - 4.5	IOR	Inclusive Or	2.1
BBK	Branch Back	3.5	LDB	Load	1.9
BEQ	Branch Equal	1.0	LDP	Load Page	2.1
BGE	Branch Greater Than or Equal	1.0	LDX	Load Index	2.1
BGT	Branch Greater Than	1.0	LRB	Logical Right	1.9 - 4.5
BLE	Branch Less Than or Equal	1.0	MPB	Multiply	6.2
BLK	Branch and Link	3.6	PIP	Parallel Input	2.7
BLT	Branch Less Than	1.0	POP	Parallel Output	2.7
BNE	Branch Unequal	1.0	SBB	Subtract	1.9
BNO	Branch No Overflow	1.0	SET	Set Discrete	2.7
BPT	Branch and Put	5.5	SNS	Sense	2.7
BUC	Branch Unconditional	1.0	STB	Store	1.9
BXB	Branch Index	3.0	XMB	Exchange Accumulator	3.0
CMB	Compare	1.9		and Memory	
DVB	Divide	11.4	XOR	Exclusive Or	2.1

*Optional

REDCOR CORPORATION

7800 Deering Avenue, P.O. Box 1031 Canoga Park, California 91304

