

70 25



REFERENCE MANUAL





REFERENCE MANUAL



RADIO CORPORATION OF AMERICA

70 - 25 - 601

The information contained herein is subject to change without notice. Revisions may be issued to advise of such changes and/or additions.

First Printing: March, 1965



RCA 70/25 System

CONTENTS

| Page |
|------|
|------|

| SYSTEM DESCRIPTION | | |
|------------------------|----------------------------|--------------|
| | Introduction | 1 |
| | Organization of Data | 1 |
| | Data Formats | 1 |
| RCA 70/25 PROCESSOR | | |
| | Introduction | 3 |
| | High-Speed Memory | 3 |
| | The Basic Instruction | 4 |
| | Program Control | 5 |
| | Interrupt Mechanization | 8 |
| | Input/Output Control | 12 |
| | Reserved High-Speed Memory | 15 |
| RCA 70/25 | | - |
| INSTRUCTIONS | | |
| | General | 19 |
| Data Handling | | 10 |
| Instructions | Move (MVC) | 21 |
| | Edit (ED) | 22 |
| | Pack (PACK) | 24 |
| | Unpack (UNPK) | 24 |
| | Translate (TR) | 28 |
| Arithmetic and Logical | Translate (III) | 20 |
| Instructions | Add Decimal (AP) | 30 |
| mstructions | | 30 32 |
| | Add Binary (AB) | 34 34 |
| | Subtract Decimal (SP) | 34 36 |
| | Subtract Binary (SB) | - 30 - 38 |
| | Multiply Decimal (MP) | |
| | Divide Decimal (DP) | 40 |
| | Logical AND (NC) | 42 |
| | Logical OR (OC) | 43 |
| | Exclusive OR (XC) | 44 |
| Decision and Control | | |
| Instructions | Branch On Condition (BC) | 45 |
| | Branch and Link (BAL) | 46 |
| | Branch and Link (BALR) | 47 |
| | Branch On Count (BCT) | 48 |
| | Compare Decimal (CP) | 50 |
| | Compare Logical (CLC) | 52 |
| | Set P_2 Register (STP2) | 54 |
| | Test Under Mask (TM) | 55 |
| | Load Multiple (LM) | 5 6 |
| | Store Multiple (STM) | 58 |
| | Halt and Branch (HB) | 59 |
| Input/Output | | |
| Instructions | Read Forward (RDF) | 6 0 |
| | Read Reverse (RDR) | 61 |
| | Write (WR) | 62 |
| | Write Control (WRC) | 63 |
| | Write Erase (WRE) | 64 |
| | Sense (IOS) | 65 |
| | Post Status (PS) | 66 |
| | | |

Page

| APPENDICES | A — Summary of Instructions | 67 |
|------------|--|-----------|
| | B — Instruction Timing Summary | 71 |
| | C — Reserved Memory Locations | 72 |
| | D — Extended Binary-Coded-Decimal Interchange Code | 73 |
| | E — Character Codes | 74 |
| | F — Powers of Two Table | 78 |
| | G — Hexadecimal-Decimal Number Conversion | 79 |

SYSTEM DESCRIPTION

| INTRODUCTION | Series, is a survey of data ful data proce input/output of | Model 70/25 Processor, second member of the Spectra 70 mall-to-medium scale computer designed to satisfy a wide a processing requirements. The 70/25 is organized as a power- essor with the capability to concurrently perform up to 16 operations in addition to its compute operations. This simul- eved by including the following in a 70/25 configuration: | | | |
|-------------------------|---|--|--|--|--|
| | channel | elector channels (two may be high speed) — Each selector controls one-device subsystem (from 1 to 16 devices). One may be operating at one time on each selector channel. | | | |
| | | exor channel — Up to 115 devices may be connected to the xor channel and up to eight of these devices may operate neously. | | | |
| | | input/output simultaneity coupled with its communications ake the $70/25$ a highly efficient vehicle for high-speed remote | | | |
| | | is designed not only to support a large complex of systems operation) but also to stand by itself as a small-to-medium sessor. | | | |
| | for program | ne growth requirements of the user, provision has been made compatibility between the Model 70/25 Processor and the fors in the Spectra 70 Series. | | | |
| ORGANIZATION OF DATA | ◆ The following definitions describe the various levels of data organiza for the 70/25 Processor: | | | | |
| | Bit: | is a single binary digit having the value of either zero or one. | | | |
| | Byte: | consists of eight information bits and a parity bit. It repre- sents two decimal digits, one alphabetic character or one special symbol. | | | |
| | Halfword: | consists of two consecutive bytes beginning on a high-speed memory location that is a multiple of two. | | | |
| | Word: | consists of four consecutive bytes beginning on a high-speed memory location that is a multiple of four. | | | |
| | Double word: | consists of eight consecutive bytes beginning on a high-speed memory location that is a multiple of eight. | | | |
| | Item/Field: | consists of any number of bytes that specify a particular unit of information (numeric field, alphabetic name, street address, stock number, etc.). | | | |
| | Record: | consists of one or more related items. | | | |
| DATA FORMATS | consists of eig the accuracy o addressable up | unit of information in the $70/25$ Processor is a <i>byte</i> . A byte ht information bits and one parity bit. The parity bit ensures if all bytes accessed by the processor. The byte is the smallest nit in the $70/25$. It represents one alphanumeric character, igits, or eight binary digits. | | | |

DATA FORMATS (Cont'd) The internal code representation in the 70/25 Processor is the Extended Binary-Coded-Decimal Interchange Code (EBCDIC). Appendix E contains a complete listing of each 70/25 code with its corresponding printed symbol and bit configuration.

The formats for data in high-speed memory are *packed-decimal* and *zoned*.

• In packed-decimal format, one byte represents two numeric digits. All decimal numerics must be packed because all decimal arithmetic functions operate on this format. The numerals, zero (0) through nine (9), are coded $(0000)_2$ through $(1001)_2$ and are the only legitimate digits in packed-decimal format.

Packed-Decimal Format

| Numeric Numeric | Numeric Numeric | Numeric Numeric | Numeric Numeric | Numeric Sign |
|-----------------|--------------------------|---------------------------------|-------------------|----------------|
| Byte | ← Byte − → | ←−−−− Byte −− − ► | Byte | Byte |

The rightmost half-byte (4 bits) of a field represents the sign. The only EBCDIC code that is machine-generated to represent the plus (+) sign of a positive field is $(1100)_2$. The code $(1101)_2$ is the only EBCDIC code that is machine-generated to represent the minus (-) sign of a negative field. It should be noted, however, that the codes $(1010)_2$, $(1110)_2$, and $(1111)_2$ representing plus (+) signs and the code $(1011)_2$ representing a minus (-) sign are accepted by the machine. (This variety permits the processor to handle other than EBCDIC code.) Nevertheless, if an arithmetic operation is performed on a field, the sign of the result will be in EBCDIC code.

Zoned Format • In zoned format, one byte represents one alphanumeric digit. Alphanumeric data *must* be in zoned format. The right half-byte (4 bits) is the number and the left half-byte (4 bits) is the zone.

| Zone | Numeric | Zone | Numeric | Zone | Numeric | Zone | Numeric | Zone or Sign | Numeric |
|----------|---------|------------|---------|------------|---------|------|---------|--------------------|---------|
| H | Byte — | k 1 | Byte> | 1 | Byte | ₩ | Byte> | × 1 | Byte — |

When changing from packed decimal format to zoned format, the code $(1111)_2$ is generated in the zone portion of a field. The zone portion of the rightmost byte of a numeric field is the sign of the field.

RCA 70/25 PROCESSOR

INTRODUCTION

HIGH-SPEED MEMORY

• The RCA Model 70/25 Processor is a word-organized, variable-address, digital computer consisting of high-speed memory, program control, and input/output control.

• High-speed memory consists of planes of magnetic cores. These planes are 64×64 strings; each string is four bytes in depth resulting in a basic block of 16,384 bytes of separately addressable core memory. High-speed memory is field-expandable from 16,384 bytes to 32,768 bytes or to 65,536 bytes.

One byte is the smallest addressable unit in the 70/25 Processor. Memory cycle time is 1.5 microseconds which is the time required to transfer a four-byte word from the 70/25 memory to the memory register and to regenerate the word in storage. Data is manipulated in high-speed memory one byte at a time with the exception of the Move instruction. The Move instruction can operate on four bytes with one memory access.

Each byte in high-speed memory is binarily addressed. Sixteen-bit addresses permit accessing up to 65,536 bytes. Memory wrap-around occurs at 16,384 bytes; 32,768 bytes or 65,536 bytes depending on the size of high-speed memory.

Since binary addresses are cumbersome to work with, the hexadecimal numbering system has been adopted to represent characters and addresses in the 70/25 Processor. The hexadecimal system has a base of 16. The first ten marks are represented by decimal numbers zero (0) through nine (9); marks eleven through sixteen are represented by the letters A through F.

The basic hexadecimal marking system and its binary and decimal equivalent are specified in table 1.

| Hexadecimal (Base 16) | Binary (Base 2) | Decimal (Base 10) |
|--------------------------|--------------------|----------------------|
| 0 | 0000 | 0 |
| 1 | 0001 | 1 |
| 2 | 0010 | 2 |
| 3 | 0011 | 3 |
| 4 | 0100 | 4 |
| 5 | 0101 | 5 |
| 6 | 0110 | 6 |
| 7 | 0111 | 7 |
| 8 | 1000 | 8 |
| 9 | 1001 | 9 |
| Α | 1010 | 10 |
| В | 1011 | 11 |
| С | 1100 | 12 |
| D | 1101 | 13 |
| E | 1110 | 14 |
| F | 1111 | 15 |

Table 1. Basic Hexadecimal Marking System

HIGH-SPEED MEMORY (Cont'd)

The first 50 bytes and the last 100 bytes of high-speed memory are reserved for use by the processor. The first 50 bytes serve as registers and intermediate storage areas during the handling of input/output operations and interrupt mechanization. The last 100 bytes are used for hardware utility registers, a Timer register, and 15 General-Purpose registers. If a multiplexor channel is included in the system, high-speed memory immediately preceding the last 100 bytes (eight bytes for each device on the multiplexor) must also be reserved. Specific memory allocations are defined on pages 15 through 18.

THE BASIC

• The RCA Model 70/25 Processor includes a standard set of 32 instructions. This instruction repertory performs arithmetic, data handling, decision, control, and input/output operations.

All instructions must start on halfword boundaries (even-numbered byte locations. The basic format of the instruction is two, four or six bytes long. Twenty-two instructions have a two-address format and are six bytes in length. Nine single-address instructions are in the set and are four bytes long. One instruction is two bytes long. Indirect addressing is not provided. Table 2 illustrates these instruction formats.

| ł | Halfword | | | Halfword | | | | Halfword | | | |
|--------|----------|---------------------|----------------------|---------------------|-----|-------|----|---------------------|-----|----------------|---|
| Byte 1 | | Byte | 2 | Byt | e 3 | Byte | 4 | Byt | e 5 | Byte d | • |
| OP | 8 | I | 8 | 4 B ₁ | | D1 | 12 | 4 B ₂ | | D_2 | 1 |
| OP | 8 | 4 L ₁ | \mathbf{L}_{2}^{4} | 4 B ₁ | | D1 | 12 | 4 B ₂ | | D ₂ | 1 |
| OP | 8 | T 4 | u ⁴ | 4 B ₁ | | D1 | 12 | 4 B ₂ | | D ₂ | 1 |
| OP | 8 | N | 8 1 | 4 B ₂ | | D2 | 12 | | | | |
| OP | 8 | 4 Т | 4 U | 4 B ₂ | | D_2 | 12 | | | | |
| OP | 8 | 4 R ₁ | 4 R ₃ | 4 B ₂ | | D2 | 12 | | | | |
| OP | 8 | 4 R ₁ | 4 R ₂ | | | | | | | | |

Table 2. Instruction Formats

Legend:

OP - operation code.

 B_1 — register containing base address of first operand.

 B_{e} — register containing base address of second operand.

 D_1 - address of leftmost byte of the displacement component of the first operand.

 $D_2 - address$ of leftmost byte of the displacement component of the second operand.

L — one less than the length of the first and/or second operand.

- L_1 one less than the length of the first operand.
- L_2 one less than the length of the second operand.
- M mask for Branch On Condition, Test Under Mask, and Halt and Branch.

T — input/output trunk referenced.

U — input/output device referenced.

THE BASIC INSTRUCTION (Cont'd)

Legend: (Cont'd)

- R_1 specifies the first general register to be loaded or stored.
- \mathbf{R}_2 specifies the register containing the branch address for Branch and Link (BALR).
- R_3 specifies the last general register to be loaded or stored.

The operand addresses are generated from two binary numbers. The base address is a 16-bit binary number held in the Base Address register specified by the B field (B_1/B_2) of the instruction. The displacement is a 12-bit number contained in the D field (D_1/D_2) of the instruction. This displacement provides for relative addressing up to 4,095 bytes beyond the base address. In forming the address, the displacement and the contents of the Base Address register are added together as absolute binary integers. The Base Address registers and their specified B fields are defined in table 3.

| Register | B Field |
|----------|---------------------|
| 1 | (0001) ₂ |
| 2 | (0010) ₂ |
| 3 | (0011) ₂ |
| 4 | (0100) ₂ |
| 5 | (0101) ₂ |
| 6 | (0110) ₂ |
| 7 | (0111) ₂ |
| 8 | (1000) ₂ |
| 9 | (1001) ₂ |
| 10 | (1010) ₂ |
| 11 | (1011)_2 |
| 12 | (1100) ₂ |
| 13 | (1101) ₂ |
| 14 | (1110)_2 |
| 15 | (1111) ₂ |

Table 3. Base Address Registers

If $(0000)_2$ appears in the B field of an instruction, it indicates that no base address is to be used; it has no relationship with register zero. Register zero on the 70/25 is the Timer register.

• The function of the program control unit in the Model 70/25 Processor is to interpret and to execute the instructions stored in high-speed memory. The program control unit provides the necessary registers and indicators to monitor sequence of operations, to perform automatic accuracy checks, and to communicate with the RCA standard interface in the control of input/output devices.

The program control not only executes each instruction but also takes each instruction from high-speed memory and places it in the proper registers. This process is called staticizing. The total time to staticize an instruction is as follows:

Two-byte instruction4.5 microsecondsFour-byte instruction9 microsecondsSix-byte instruction13.5 microseconds

Figure 1 shows the interrelationship of the registers and indicators and depicts the flow of information through the processor. Table 4 contains a brief description of the functions of these registers and indicators.

PROGRAM CONTROL



Figure 1. RCA 70/25 Processor Schematic Diagram

PROGRAM CONTROL (Cont'd)

Table 4. Functions of Registers and Indicators (See figure 1.)

| Register/Indicator | Function |
|----------------------------------|--|
| Address Generator | Two-byte register that produces the address of the program counter for either the <i>Processing State</i> (P_1) of the <i>Interrupt State</i> (P_2) . The address generator also generates the address of the Base Address registers, a specified by the instruction being executed, and the reserved high-speed memory addresses if an input/out put operation is being executed. |
| Memory Address Register (MAR) | Two-byte register that holds the address of the high speed memory location to be processed. |
| Memory Register (M) | Four-byte register (M_0, M_1, M_2, M_3) that contains th byte(s) read from, or to be written to, high-speed memory. |
| Address Modifier | Increments or decrements the contents of the Memory Address Register. |
| Operation Register (OP) | One-byte register that holds the operation code of th instruction being processed. |
| A Register (ARA) | Two-byte register that holds the sum of the contents of the general register addressed by the B_1 field and th D_1 address of the instruction. |
| B Register (ARB) | Two-byte register that holds the sum of the content of the general register addressed by the B_2 field and th D_2 address of the instruction. |
| A Register I/O (RRA) | Two-byte register that holds the sum of the content of the general register addressed by the B_1 field and th D_1 address of an input/output instruction. This registe is also used as an address interchange register and a an address storage register for the address modifier. |
| B Register I/O (RRB) | Two-byte register that holds the sum of the content of the general register addressed by the B_2 field and th D_2 address of an input/output instruction. |
| AE | Address equality circuit for input/output operations |
| MRRA Register | Two-byte register that stores the current A address o a multiplexor operation when it must wait because of input/output priority. |
| Adder | Used in the addition of the contents of the F and (registers. |
| Comparator | Used in the comparison of the contents of the F and C registers. |
| Output Buffers | Used as storage for data being transferred from high speed memory to peripheral devices. |
| Length Register | One-byte register that holds L_1 and L_2 , M, L, or R of the instruction being processed. |
| F Register | One-byte register that is used as temporary storage for data. It is also used to feed the adder or comparator. |

PROGRAM CONTROL (Cont'd)

| (Cont'd) | Register/Indicator | Function | | | |
|----------------------------|--|--|--|--|--|
| | G Register | One-byte register that is used as temporary storage for data. It is also used to feed the adder or comparator. | | | |
| | H ₁ Register | One-byte register used as temporary storage for data or for the most significant byte of an address. | | | |
| | H ₂ Register | One-byte register used as temporary storage for data or for the least significant byte of an address. | | | |
| | E Register | One-byte register used as an interchange to send data to or receive data from other registers. | | | |
| | Condition Code Indicators | Used in conjunction with the adder/comparator to indi- cate positive, negative, zero, or overflow results. On occurrence of an interrupt, the condition code indicators also specify the type of interrupt that occurred. In conjunction with input/output instructions, they indicate if the instruction was successful. | | | |
| | | Note: The condition code is the only hardware register or indicator that the programmer can test. The condition code indicators can be sensed by a Branch on Condition instruction. The condition code indicators are stored in reserved high-speed memory only when an interrupt occurs. | | | |
| INTERRUPT MECHANIZATION | • The 70/25 Processor has two distinct <i>processor states</i> , each having its own program counter. They provide fast interrupt servicing and facilitate program control. The processor states and their functions are as follows: | | | | |
| | executed. Th rupted, cond | (P_1) — is the state in which the user's program is is state is capable of being interrupted. Once inter- itions existing at the time of interrupt are automat- and control is then transferred to the <i>Interrupt</i> | | | |
| | interrupt is i | P_{z}) — is the state in which a program analysis of the made. Control is then transferred back to the <i>Process</i> ₁) where the interrupt is serviced. The P ₂ state cannot ed. | | | |
| | Program interrug as follows: | ption capabilities are provided in the $70/25$ Processor | | | |
| | <i>device</i> — norm interrogating exchange cont | test or termination interrupt from an input-output nal processing is interrupted upon request from an typewriter, a communications control, or a data rol. These requests are to process remote inquiries or sions. An interrupt also occurs upon termination of an operation. | | | |
| | fined operatio | tion code trap — an interrupt occurs when an unde- n code in the $70/25$ instruction set is recognized. t included in the $70/25$ instruction set can be simulated re. | | | |

Table 4. Functions of Registers and Indicators (Cont'd)

Т

INTERRUPT MECHANIŽATION (Cont'd)

EXPOSITORY NOTES: (See figure 2.)

- 3. Arithmetic overflow or divide exception an interrupt occurs on all arithmetic overflow conditions. The conditions that cause a divide exception interrupt are defined under the Divide instruction. (See page 40.)
- 4. Timer interrupt the timer may be set or altered to provide for interruption of normal processing when an overflow from bit-position 2²³ in the Timer register occurs.

When an interrupt signal is received by the processor, the interrupt indicator is set. The interrupt takes place as soon as the current instruction terminates. Figure 2 shows the sequence of events when the interrupt occurs.

Block 1 — The interrupt mask in reserved high-speed memory locations 48 and 49 is checked against the hardware interrupt indicator to determine if the interrupt is permitted. The bit significance of locations 48 and 49 is as follows:



O/F = Arithmetic overflow or divide exception T = Timer

High-speed memory location 49 corresponds to the eight input/ output channels. An input/output channel interrupt occurs upon request from an interrogating typewriter, a communications control, or a data exchange control if any of these devices are connected to a channel. An interrupt also occurs upon termination of an input/output device connected to a channel. If the mask bit is a zero for the channel requesting the interrupt, the interrupt remains pending and the program continues processing. For example, the bit configuration (11101111)₂ in location 49 prohibits any interrupt is taken. If the interrupt is prohibited, it remains pending until the interrupt is taken or a Post Status instruction is issued to the trunk and device.

The rightmost three bits of location 48 correspond to the timer interrupt, to the arithmetic overflow/divide exception interrupt, and to the multiplexor channel interrupt.

Timer — A timer interrupt is caused by an overflow from bitposition 2^{23} in the Timer register (general register zero). If the timer interrupt is prohibited (mask = 0) the interrupt remains pending until it is permitted (mask = 1) or until the Timer register is accessed by a Load Multiple instruction. The Timer register continues to increment even though the timer interrupt is prohibited.



Figure 2. Interrupt Mechanization

EXPOSITORY NOTES (See figure 2.) (Cont'd)

Block 1 — Arithmetic overflow/divide exception — An arithmetic over-(Cont'd) flow/divide exception interrupt can occur as a result of an Add Decimal, Subtract Decimal, Add Binary, or Divide instruction. If this interrupt condition occurs and the mask bit indicates that it is permitted (mask bit = 1), the operation code is stored in reserved high-speed memory location 42. This permits the program to differentiate between an arithmetic overflow interrupt and a divide exception interrupt. If this interrupt condition occurs and the mask bit indicates that it is prohibited (mask bit = 0), the interrupt condition is reset. It does not remain pending. If this interrupt condition occurs in the Interrupt State (P_2) , the interrupt is not taken. Nevertheless, an arithmetic overflow in the P_2 state can be determined by testing the condition code indicators. Multiplexor — A multiplexor interrupt occurs upon request from an interrogating typewriter, a communications control, or a data exchange control if they are attached to the multiplexor channel. An interrupt also occurs upon termination of an input/output operation for a device connected to the multiplexor. If the interrupt is prohibited (mask = 0), it remains pending until the interrupt is taken or a Post Status instruction is issued to the trunk and device. Important: Operation code trap interrupts can not be masked and must be taken. Block 2 — If the interrupt is taken, the condition code setting (at the time of interrupt) is stored in reserved high-speed memory location 43. The condition code indicator is then set to indicate the cause of the interrupt as follows: 0 — external device request or termination 1 - operation code trap2 - arithmetic overflow or divide exception 3 - timerBlock 3 — If the interrupt is an operation code trap or an arithmetic overflow/divide exception, the operation code causing the interrupt is stored in reserved high-speed memory location 42. If an external device interrupt (request or termination) occurs, the standard device byte, trunk number, and device number of the interrupting device are stored in reserved high-speed

Block 4 — Control is transferred to the instruction address located in the program counter (reserved high-speed memory locations 40 and 41) for the Interrupt State (P_2) . No further interrupts can take place until control is transferred back to the Processing State (P_1) . If an operation code trap occurs in P_2 , the processor comes to an orderly halt (i.e., all input/output operations in progress go to completion before the computer halts).

memory locations 46 and 47.

| EXPOSITORY NOTES (See figure 2.) (Cont'd) | Block 5 — Programming in the Interrupt State (P_z) analyzes the interrupt to determine the action to be taken. The condition code, operation code, and interrupt identification that were stored by hardware in reserved high-speed memory provide the interrupt information. |
|---|--|
| | Block 6 — When the interrupt has been identified, the program in the Interrupt State (P_2) must execute a Set P_2 Register instruction to return to the Processing State (P_1) . The Set P_2 Register instruction: |
| | 1. restores the condition code indicator (as it appears in reserved high-speed memory location 43). |
| | 2. sets the program counter for the <i>Interrupt State</i> (P_z) (reserved high-speed memory locations 44 and 45). |
| | 3. transfers control back to the <i>Processing State</i> (P_1) to the address specified by the P_1 program counter (reserved high-speed memory locations 40 and 41). |
| | The interrupt priority in the $70/25$ is as follows: |
| | 1. Operation code trap. |
| | 2. Arithmetic overflow or divide exception. |
| | 3. Timer. |
| | 4. External device request or termination — The priority for input/ output interrupts is (a) high-speed selector channel (b) selector channel (c) multiplexor channel. (The devices on the multiplexor channel have a priority depending upon the device number. The lower the device number, the higher the priority.) |
| INPUT/OUTPUT CONTROL | \blacklozenge The 70/25 Processor communicates with all input/output devices through the RCA standard interface. |
| Selector Channels | ◆ The 70/25 can have a total of either eight selector channels or six selector channels and two high-speed selector channels. If high-speed selector channels are included in the system, they must be designated as 0 and 1. Each selector channel contains one standard interface trunk which, in turn, controls one device subsystem (from 1 to 16 devices). Since each selector channel has its own set of registers, all may operate simultaneously. |
| Multiplexor Channel | ◆ In addition to the selector channels, a multiplexor channel may be included in a 70/25 system. The multiplexor channel contains eight stand- ard interface trunks; each trunk controls one device subsystem (from one to 16 devices). A maximum of 115 devices may be connected to the multi- plexor channel. Each device has its own set of registers in reserved high-speed memory. Up to eight-way simultaneity can be achieved on the multiplexor channel. |
| Input/Output Operation | ♦ An input/output operation takes place as follows: |
| | 1. The input/output instruction is staticized and, if the addressed device is available, the operation proceeds. |

| Input/Output Operation | 2. Upon completion of the instruction, the final D_1 address plus one |
|------------------------|---|
| (Cont'd) | (minus one if the operation was read reverse) is stored in the D_1 |
| | final location for the particular channel in reserved high-speed |
| | memory and a termination interrupt occurs. If the termination inter- |
| | rupt is permitted, the trunk number, device number, and standard |
| | device byte are automatically stored in reserved high-speed memory |
| | locations 46 and 47. If the termination interrupt is prohibited by the |
| | mask, it remains pending until the interrupt is permitted or a Post |
| | Status instruction is issued to the trunk and device. |

The following information can be used by the program to determine the status of an input/output instruction after it has been attempted:

Condition Code Condition codes can be sensed by the program to indicate whether or not the attempted input/output instruction had been successful. The condition code settings are listed below in table 5.

| Condition Code | Description |
|----------------|---------------------------|
| 0 | Instruction was accepted. |
| 1 | Device is inoperable. |
| 2 | Interrupt is pending. |

Table 5. Condition Code Settings

Notes:

- 1. Condition code 0, indicates that the device addressed was available and that the instruction was accepted.
- 2. Condition code 1, indicates that the device was inoperable or the channel and/or device addressed was invalid. The attempted input/ output instruction is bypassed and the next instruction in sequence is staticized.
- 3. Condition code 2, indicates that an interrupt (external device request or termination) is pending on the channel addressed. The attempted input/output instruction is bypassed and the next instruction in sequence is staticized. An input/output instruction can not be executed to this channel until the interrupt has been serviced, or a Post Status instruction is executed which resets the interrupt pending condition.

Standard Device Byte • The standard device byte indicates the status of the device following an input/output instruction. It is placed into reserved high-speed memory when:

- 1. An input/output operation is terminated and a termination interrupt is permitted. The standard device byte is automatically stored in reserved high-speed memory location 46.
- 2. A Post Status instruction is executed. The standard device byte for the device referenced is placed into reserved high-speed memory for the selector channel or multiplexor channel addressed.

The standard device byte is defined in table 6.

Standard Device Byte (Cont'd)

| Table | 6. | Standard | Device | Bvte |
|-------|----|--------------|--------|-------------|
| IGNIC | ٠. | and in a dia | DUTILU | DyiC |

| "1" bit in | Description | | | | | | | | | |
|------------|---|--|--|--|--|--|--|--|--|--|
| 20 | Not applicable | | | | | | | | | |
| 21 | Device inoperable | | | | | | | | | |
| 22 | Secondary indicator | | | | | | | | | |
| 23 | Device end | | | | | | | | | |
| 24 | Not applicable | | | | | | | | | |
| 25 | Not applicable | | | | | | | | | |
| 26 | Termination interrupt pending | | | | | | | | | |
| 27 | External device request interrupt pending | | | | | | | | | |
| | | | | | | | | | | |

Notes:

- 1. Device inoperable bit is set when the device referenced is inoperable.
- 2. Secondary indicator bit is set when the device referenced has additional indicators to be tested. These indicators can be brought into high-speed memory by using the Sense instruction.
- 3. Device end bit is set when the device referenced has terminated and may accept another operation.
- 4. Termination interrupt pending bit is set when an input/output termination condition exists in the device referenced.
- 5. External device request interrupt pending bit is set when an interrogating typewriter, a data exchange control, or a communications control requires servicing.
- Sense Byte • The sense byte can be brought into high-speed memory from the particular device referenced by using the Sense instruction. It contains status information for the device referenced. (The exact status information sent is defined in the Spectra 70 input/output supplementary publications for the individual units.)
 - Notes ♦ If an illegal input/output instruction is attempted (i.e., rewind the printer or write to the card reader), the condition code indicates that the instruction is accepted. However, the secondary indicator bit in the standard device byte is set and the sense byte indicates an illegal operation.

If an input/output instruction is attempted to a device that is busy, the instruction is restaticized until the device becomes available. The program is interruptable at the beginning of each restaticizing.

If a Post Status instruction is executed and the referenced device is busy, control is transferred to the address specified in the D_2 portion of the instruction.

RESERVED HIGH SPEED MEMORY

Lower Memory

• The first 50 bytes of high-speed memory are reserved for use by the processor. They serve as registers and intermediate storage areas during the handling of input/output operations and interrupt mechanization. The specific lower-memory allocations are specified in table 7.

| Location | Description | | | | | | | | |
|----------|---|--|--|--|--|--|--|--|--|
| 0-31 | Channel status indicators — indicate the status of a channel following an input/output operation. Each of the eight input/output channels requires four bytes of high-speed memory for the storage of infor- mation: | | | | | | | | |
| | Byte Channel | | | | | | | | |
| | 0-30 | | | | | | | | |
| | 4-7 1 | | | | | | | | |
| | 8-11 2 | | | | | | | | |
| | 12-15 3 16-19 4 | | | | | | | | |
| | 20-23 5 | | | | | | | | |
| | 24-27 6 | | | | | | | | |
| | 28-31 7 | | | | | | | | |
| | The four bytes per trunk are assigned as follows: | | | | | | | | |
| 1 | Bytes 1, 2 — D_1 final register contents at input/output termination. | | | | | | | | |
| | Byte 3 — Standard device byte (placed in this location when a Post Status instruction is executed). | | | | | | | | |
| | Byte 4 — Reserved for future enhancement. | | | | | | | | |
| 32-39 | Reserved for use by the processor and can not be used by programming. | | | | | | | | |
| 40-41 | Program counter for Processing State (P_1) — contains the address of the next instruction to be executed in the Processing State (P_1) . | | | | | | | | |
| 42 | Operation code — contains the operation code and length of the last instruction interrupted when an operation code trap or an arithmetic overflow/divide exception interrupt occurs. The length of the instruc- tion is indicated in the two high-order bits of byte 42 as follows: $(00)_2 = $ two-byte instruction $(01)_2$ or $(10)_2 = $ four-byte instruction | | | | | | | | |
| | $(11)_2 = six-byte$ instruction | | | | | | | | |
| | The six low-order bits contain the remainder of the operation code. | | | | | | | | |
| 43 | Condition Code — contains the condition code indicator (in the two low-order bits) for the <i>Processing State</i> (P_1) when an interrupt occurs. This code ranges from $(00)_2$ to $(11)_2$. | | | | | | | | |
| 44-45 | Program counter for Interrupt State (P_2) — contains the address of the next instruction to be executed in the Interrupt State (P_2) . | | | | | | | | |
| 46-47 | Interrupt identification — contains information concerning an inter- rupt as follows: | | | | | | | | |
| | 46 = the standard device byte of the interrupting device. | | | | | | | | |

47 = the trunk and device causing the interrupt.

Table 7. Lower-Memory Allocations

RESERVED HIGH SPEED MEMORY Lower Memory (Cont'd)



| Location | Description | | | | | | | | | | |
|----------|--|--|--|--|--|--|--|--|--|--|--|
| 48-49 | Interrupt mask — permits or inhibits an interrupt. The bit significance of locations 48 and 49 is as follows: | | | | | | | | | | |
| | Byte | | | | | | | | | | |
| | T O/F M C/7 C/6 C/5 C/4 C/3 C/2 C/1 C/0 | | | | | | | | | | |
| | ← Location 48 ← Location 49 ← Location 49 | | | | | | | | | | |
| | Location $49 - C/0$ through $C/7 =$ Channel zero through Channel seven. | | | | | | | | | | |
| | Location $48 - M = Multiplexor.$ | | | | | | | | | | |
| | O/F = Arithmetic overflow or divide exception. T = Timer. | | | | | | | | | | |
| | If a mask bit is zero, the specified interrupt is inhibited. The interrupt remains pending unless it is an arithmetic overflow/divide exception. (See page 11.) If a mask bit is one, the interrupt is taken. | | | | | | | | | | |

The complete map of the first 50 high-speed memory locations (lowermemory) is shown in table 8.

| Loc Decimal | ation Hexadecimal | Byte | Byte | Byte | Byte | | | |
|----------------|----------------------|--------------------------------|--|---|--|--|--|--|
| 0000-0003 | 0000-0008 | D ₁ Final for | 8 Standard Device Byte | | | | | |
| 0004-0007 | 0004-0007 | D_1 Final for | 16 Channel/Trunk 1 | 8 Standard Device Byte | Reserved | | | |
| 0008-0011 | 0008-000 B | D ₁ Final for | 16 Channel/Trunk 2 | 8 Standard Device Byte | Reserved | | | |
| 0012-0015 | 000C-000F | D ₁ Final for | 16 Channel/Trunk 3 | 8 Standard Device Byte | Reserved | | | |
| 0016-0019 | 0010-0013 | D ₁ Final for | 16 Channel/Trunk 4 | 8 Standard Device Byte | Reserved | | | |
| 0020-0023 | 0014-0017 | D ₁ Final for | 16 Channel/Trunk 5 | 8 Standard Device Byte | Reserved | | | |
| 0024-0027 | 0018-001B | D ₁ Final for | 16 Channel/Trunk 6 | 8 Standard Device Byte | Reserved | | | |
| 0028-0031 | 001C-001F | D ₁ Final for | 16 Channel/Trunk 7 | 8 Standard Device Byte | Reserved | | | |
| 0032-0039 | 0020-0027 | | Reserved For Ha | rdware Use Only. | | | | |
| 0040-0043 | 0028-002B | (P ₁) Progr | i 16 ram Counter | Operation Code ⁸ | | | | |
| 0044-0047 | 002C-002F | (P ₂) Progr | ram Counter | 8 Interrupt Standard Device Byte | 4 Inter- rupt Trunk No. No. | | | |
| 0048-0049 | 0030-0031 | $ \int \frac{1}{T} O/F M^{1} $ | 8 Interrupt Mask for Channel 0-7 | | | | | |

Table 8. Reserved High-Speed Memory Layout (Lower-Memory)

NOTE: Numbers in upper right-corner of blocks indicate the number of bits used.

RESERVED HIGH SPEED MEMORY (Cont'd)

Upper Memory

• The last 100 bytes of high-speed memory (regardless of memory size) are reserved for use by the hardware and cannot be used by the programmer. The specific upper-memory allocations are specified in table 9.

Table 9. Upper-Memory Allocations

| Bytes (Counting from the last HSM location downward) | Description |
|--|---|
| 99-40 | Fifteen general-purpose registers — each general-purpose register uses 4 bytes of reserved high-speed memory. The low-order two bytes (16 bits) are used as Base Address registers. The value contained in the register is used by the instruction address to form the high-speed memory location address. The general-purpose registers are also used as operands in the Branch and Link, Branch on Count, Load Multiple, and Store Multiple instructions. |
| 39-36 | Timer register — A Timer register is provided on the $70/25$ as a standard feature. It occupies general register zero and uses the low-order 24 bits. A one is added to the low-order bit of the Timer register either 50 (50-cycle power) or 60 (60-cycle power) times per second. A timer interrupt occurs when overflow takes places in the 24th bit position (2^{23}) of the Timer register. The value of the timer may be obtained or altered at any time by using the Store Multiple or Load Multiple instructions. Using 60-cycle power, the interrupt interval may be varied from 17 milliseconds to 77% hours. A computer halt prevents the timer from incrementing. |
| 35-0 | Reserved for use by the processor, and can not be used by programming. |

If a multiplexor channel is included in the system, the area immediately preceding the last 100 reserved bytes of upper high-speed memory must also be reserved. Each device connected to the multiplexor channel requires eight bytes of reserved high-speed memory. The addressing scheme used for the devices on the multiplexor channel requires that the trunk and device number be complemented. This technique places the lower-numbered devices in the higher-numbered high-speed memory locations. The first eight-byte group of memory available is for device 13 located 104 bytes from the top of memory (the first 100 bytes are reserved as shown above). Consequently, device numbers 13-127 only may be connected to the multiplexor channel providing a total of 115 devices. The eight bytes per multiplexor device are assigned as follows:

| Bytes 1, | $2 - D_1$ final register contents at input/output termination. |
|----------|--|
| Bytes 3, | $4 - D_2$ address of input/output instruction. |
| Byte 5 | - Operation code of input/output instruction. |
| Byte 6 | - Standard device byte (placed in this location when a Post |
| | Status instruction is executed). |
| Durton 7 | 8 Not used and must be zeros |

RESERVED HIGH SPEED MEMORY Upper Memory (Cont'd)

A complete map of the upper high-speed memory reserved locations is shown in table 10. (The locations are shown in decimal and hexadecimal for each high-speed memory size.)

Table 10. Reserved High-Speed Memory Layout (Upper-Memory)

| ······ | | • · | , , | , | | , | | | | |
|----------------------|---------|-------------|---|--------------|----------------|------------|--|--|--|--|
| Byte Byte | Byte | Byte | Byte | Byte | Byte | Byte | | | | |
| GENERAL REGIS' | ΓER #14 | (4 Bytes) | GENERA | L REGIS | TER #15 | (4 Bytes) | | | | |
| 16,376–16,379 | 3FF83I | | GENERAL REGISTER #15 (4 Bytes) 16,380–16,383 3FFC–3FFF | | | | | | | |
| 32,760-32,763 | 7FF871 | FFB | 32,764–32,767 7FFC–7FFF | | | | | | | |
| 65,528-65,531 | FFF8-F | 'FFB | 65,532–65,535 FFFC–FFFF | | | | | | | |
| GENERAL REGIS | FER #12 | (4 Bytes) | | | | (4 Bytes) | | | | |
| 16,368–16,371 | 3FF0-31 | | | 372–16,375 | | • • • | | | | |
| 32,752-32,755 | 7FF0-7H | | | 756-32,759 | | | | | | |
| 65,520-65,523 | FFF0-F | | | 524–65,527 | | | | | | |
| | | | | | | | | | | |
| GENERAL REGIS | | | | | | (4 Bytes) | | | | |
| 16,360–16,363 | 3FE8-31 | | | 364-16,367 | | | | | | |
| 32,744-32,747 | 7FE8-7H | | · · · | 748-32,751 | | | | | | |
| 65,512–65,515 | FFE8-F | FEB | 65, | 516-65,519 | FFEC-H | FEF | | | | |
| GENERAL REGIS | TER #8 | (4 Bytes) | GENER | AL REGIS | STER #9 | (4 Bytes) | | | | |
| 16,352–16,355 | 3FE0-31 | FE3 | 16, | 356-16,359 | 3FE4-31 | FE7 | | | | |
| 32,736-32,739 | 7FE0-7H | FE3 | 32, | 740-32,743 | 7FE4-71 | FE7 | | | | |
| 65,504-65,507 | FFE0-F | FE3 | | 508-65,511 | | FE7 | | | | |
| GENERAL REGIS | | ···· ··· ·· | | | | (4 Bytes) | | | | |
| 16,344–16,347 | | | | 348 - 16,351 | | | | | | |
| 32,728-32,731 | 7FD8-71 | | 1 / | 732-32,735 | | | | | | |
| 65,496-65,499 | FFD8-F | | · · · | 500-65,503 | | | | | | |
| | | | ····· | | | | | | | |
| GENERAL REGIS | | | | | | (4 Bytes) | | | | |
| 16,336–16,339 | 3FD0-31 | | | 340-16,343 | | | | | | |
| 32,720–32,723 | 7FD0-7I | | 32,724-32,727 7FD4-7FD7 | | | | | | | |
| 65,488-65,491 | FFD0-F | FD3 | 65,492–65,495 FFD4–FFD7 | | | | | | | |
| GENERAL REGIS | TER #2 | (4 Bytes) | GENERAL REGISTER #3 (4 Bytes) | | | | | | | |
| 16,328–16,331 | 3FC831 | | 16,332–16,335 3FCC–3FCF | | | | | | | |
| 32,712-32,715 | 7FC8-7H | FCB | 32, | 716-32,719 | 7FCC-7 | FCF | | | | |
| 65,480-65,483 | FFC8-F | FCB | | 484-65,487 | | FCF | | | | |
| TIMER REGIS | TER (4 | Rytes) | GENER | AL REGIS | STER #1 | (4 Bytes) | | | | |
| 16,320–16,323 | | | | 324 - 16,327 | | | | | | |
| 32,704-32,707 | 7FC0-7H | | · · · · | 708-32,711 | | | | | | |
| 65,472-65,475 | | | · · · | 476-65,479 | | | | | | |
| 00,412-00,410 | <u></u> | 105 | 0, | 410-00,410 | FF 04-F | r or | | | | |
| RES | SERVED | FOR HARI | WARE US | SE (40 By | rtes) | | | | | |
| | 16 | ,280–16,319 | 3F98-3FB | F | | | | | | |
| | | ,664–32,703 | 7F98-7FB | F | | | | | | |
| | 65 | 432-65,471 | FF98FFE | BF | | | | | | |
| Byte Byte | Byte | Byte | Byte | Byte | Byte | Byte | | | | |
| | | | <u> </u> | | | Dyte | | | | |
| | MULTIP: | LEXOR DE | VICE #13 | (8 Bytes) | | | | | | |
| | | | 1 | Stand | 1 | | | | | |
| D ₁ Final | D, | Address | OP Code | Device | N | lot Used | | | | |
| | | 272-16,279 | 3F90-3F97 | | L | | | | | |
| | | 656-32,663 | 7F90-7F97 | | | | | | | |
| | | ,424-65,431 | FF90-FF9 | | | | | | | |
| | | | | - | #100 | | | | | |
| | | MULTIPL | · · · | | | | | | | |
|] | MULTIPI | LEXOR DE | VICE #127 | (8 Bytes) | 1 | | | | | |
| | | | | | | | | | | |
| D ₁ Final | D_2 | Address | OP Code | Device | N N | ot Used | | | | |
| | 15. | 360-15,367 | 3C00-3C07 | | | | | | | |
| | • | 744-31,751 | 7C00-7C07 | | | | | | | |
| 1 1 | | | | | | | | | | |
| | 64. | 512-64,519 | FC00-F.C0 | 7 | | | | | | |

| RCA 70/25 INSTRUCTIONS | |
|---|--|
| General | ◆ The RCA 70/25 Processor contains a standard set of 32 instructions. These instructions may be classified into four general categories: |
| Data Handling Instructions | ◆ The data handling instructions consist of five non-arithmetic instructions that manipulate data stored in high-speed memory. These instructions are: Move (MVC) Edit (ED) Pack (PACK) Unpack (UNPK) Translate (TR) |
| Arithmetic and Logical Instructions | • The arithmetic and logical instructions consist of four decimal instruc- tions and five logical instructions that permit bit manipulation and address modification. These instructions are: |
| | Add Decimal (AP) Add Binary (AB) Subtract Decimal (SP) Subtract Binary (SB) Multiply Decimal (MP) Divide Decimal (DP) Logical AND (NC) Logical OR (OC) Exclusive OR (XC) |
| Decision and Control Instructions | Eleven decision and control instructions are available to perform the following functions: 1. conditional and unconditional transfer of control 2. data and address comparison 3. control of the interrupt system 4. control of the processor state in which the computer is operating 5. loading and storing of general registers 6. stop the processor |
| | These instructions are: Branch On Condition (BC) Branch and Link (BAL) Branch and Link (BALR) Branch On Count (BCT) Compare Decimal (CP) Compare Logical (CLC) Set P_2 Register (STP2) Test Under Mask (TM) Load Multiple (LM) Store Multiple (STM) Halt and Branch (HB) |

Input/Output Instructions

 \blacklozenge Seven input/output instructions are available to provide for the communication between the processor and all input/output devices through the RCA standard interface.

Each 70/25 instruction is described in detail. All operation codes are shown in hexadecimal; all addresses are shown in decimal with the exception of those denoted by subscript 16. Staticizing time has been included in all of the instructions. These instructions are:

Read Forward (RDF) Read Reverse (RDR) Write (WR) Write Control (WRC) Write Erase (WRE) Sense (IOS) Post Status (PS)

Move (MVC)

| (MVC) | | | | | | | | | | | | | |
|------------------------|--|--|--------------|--------|------------------|----------------|---------|----------------|----------|----------------|-------|----------------|----------------------|
| General Description | • This instruction transfers a specified number of consecutive bytes from | | | | | | | | | | | | |
| | | one high-speed memory location to another. From 1 to 256 bytes may be transferred. | | | | | | | | | | | |
| | | | | | | | | | | | | | |
| Format | | | 3 | | 8 | 4 | | | 12 | 4 | | | 12 |
| | |)P | | L | | B ₁ | | D ₁ | | B ₂ | | D ₂ | |
| | OP — (D2) ₁₆ | | | | | | | | | | | | |
| | L — number of bytes minus one to be transferred. | | | | | | | | | | | | |
| | B ₁ | B_1/D_1 — HSM location to receive the first byte transferred. | | | | | | | | | | | |
| | B_2 | $/D_{2} -$ | -HSI | M loca | ation | of th | e first | byte | to b | e tran | isfer | red. | |
| Direction of Operation | ♦ Le | eft to | right | | | | | | | | | | |
| Outline of Operation | • The contents of the general register, specified by B_1 , are added to the contents of D_1 to obtain the B_1/D_1 address of the leftmost byte in the first operand. The contents of the general register, specified by B_2 , are added to the contents of D_2 to obtain the B_2/D_2 address of the leftmost byte of the second operand. The B_1/D_1 address is placed in the A register; the B_2/D_2 address is placed in the B register. | | | | | | | | | | | | |
| | The byte specified by the B register is transferred to the HSM location specified by the A register. The contents of the A and B registers are incremented by one; the contents of the L register are decremented by one. If the L register = $(FF)_{16}$, the instruction is terminated; if not, the cycle is repeated. | | | | | | | | | | | | |
| Condition Code | ♦ Ur | nchan | ged. | | | | | | | | | | |
| Timing | ♦ t | (µsec |) = 1 | 3.5 + | 3W + | - 3B | | | | | | | |
| U | | whe | re: W | ' = nu | mber | of w | ords. | | | | | | |
| | | | В | = nu | ımber | of b | ytes. | | | | | | |
| | | the v | vord) | bound | ary, i | t mov | ves on | e byte | e at a | time. | | | fore and ig above |
| Example | | | | | | | | | | | | | |
| | 01 | Р | \mathbf{L} | | \mathbf{B}_{1} | | D1 |] | B.2 | \mathbf{D}_2 | 2 | | |
| Instruction | D | 2 | 003 | | 13 | | 0086 | | 13 | 009 | 2 | | |
| | Gener | ral re | gister | • 13 c | contai | ns 04 | 000. | | | | | | |
| HSM before | 4086 | 4087 | 4088 | 4089 | 4090 | 4091 | 4092 | 4093 | 4094 | 4095 | | | |
| execution | 7 | 0 | 2 | 5 | | | R | С | A | * | | | |
| | | l | | L | L | L | L | | <u> </u> | | | | |
| HSM after | 4086 | 4087 | 4088 | 4089 | 4090 | 4091 | 4092 | 4093 | 4094 | 4095 | l | | |
| execution | R | С | A | * | — | | R | С | A | * | ŀ | | |
| I | | | | - | | | | | | | | | |

| Edit (ED) | | | | | | Data H | Iandling |
|------------------------------------|--|--|---|--|------------------------------------|--|------------------------------------|
| <u>(UD)</u> General Description | | second ope | rand also | o is edited u | nder th | acked format e control of l location. | |
| Format | 8 OP | 8 L | 4 B ₁ | D ₁ | 12 B | 4 2 D ₂ | 12 |
| | L B ₁ /D ₁ | HSM locati | on of th | | he edit | perand (edit r mask and th field. | |
| Direction of Operation | ♦ Left to 1 | right. | | | | | |
| Outline of Operation | contents of 1 operand. Th to the conte | D_1 to obtain e contents of nts of D_2 to operand. Th | the B_1/I of the ge obtain t e B_1/D_1 | D_1 address of neral registe the B_2/D_2 act address is p | the left er, speci ldress of | B_1 , are adde troost byte in fied by B_2 , and the leftmost the A regis | the first re added t byte of |
| | | _ | - | cess is as fo | | | |
| | in pos | | sfer of e | | | character an HSM locatio | |
| | | | | specified fill takes place: | | er occurs unt | il one of |
| | | | | at correspor d in the data | | digit-select c | haracter |
| | ica | | aracter i | ndicates that | | e edit mask racters to the | |
| | | zero suppr æd accordin | | | d, data | and edit syn | ıbols are |
| | | - | | - | | emaining pos fill character | |
| | | - | | l is negative result area | , | racters in the ined. | remain- |
| | mask field | The locatic and the star on the seco | on of this t of the | field separa next field. I | tor is be t resets | l separator in etween the en the edit ope ter replaces | nd of one ration to |
| | | | | ted in the r ited charact | | ve (1111) ₂ p | placed in |
| | data | | e corresp | | | by the corre , it is overla | |

| <u> </u> | | | | | | | | | | | | |
|-----------------------|------------------------------------|----------------------------------|--------------|----------|----------------|---------|----------------------------|--------|----------------|----------|---------|-----------|
| Condition Code | • 0 • | • 0 — result field is zero. | | | | | | | | | | |
| | 1 | 1 — result is less than zero. | | | | | | | | | | |
| | 2. | 2 — result is greater than zero. | | | | | | | | | | |
| | 3 | 3 - not used. | | | | | | | | | | |
| | | | | | | | | | | | | |
| Timing | ♦ t | (μsec |) = 1 | 3.5 + | 1.5 (| 2I + 2 | $2\mathbf{F} + \mathbf{F}$ | 2.5D) | | | | |
| | | wher | e: I | = nur | nber | of ins | erts. | | | | | |
| | | | \mathbf{F} | = nur | nber | of fill | s. | | | | | |
| | | | D | = nur | nber (| of sig | nifica | nt di | gits. | | | |
| | | | | | | | | | | | | |
| Examples | ◆ d | = ins | ertion | of d | igit (| 0010 | 0000) | 2. | | | | |
| | s | = sig | nifica | nce st | art (| 0010 | 0001) | 2• | | | | |
| | b | = fiel | d sep | aratoi | r (001 | 0 001 | 0) ₂ . | | | | | |
| | | | | | | | | | | | | |
| Example #1 | | D | т | | л | | р | | в | л | | |
| Instruction | | P | L | <u> </u> | B ₁ | | D ₁ | -T | B ₂ | D | | |
| | | E | 010 | | 2 | | 0000 | | 2 | 100 | 00 | |
| | General Register 2 contains 02000. | | | | | | | | | | | |
| | | | | | | | | ······ | | | | |
| HSM before | 2000 | 2001 | 2002 | 2003 | 2004 | 2005 | 2006 | 2007 | 2008 | 2009 | 2010 | |
| execution | _ | d | d | , | d | d | s | • | d | d | — | Edit mask |
| | | | <u>г</u> | | 7 | | | | | | | |
| | 3000 | 3001 | 3002 | 3003 | | | | | | | | |
| | 0 0 | 0 1 | 6 7 | 51_ | | ta fiel | a | | | | | |
| | | | | | | | | | | | | |
| HSM after | 2000 | 2001 | 2002 | 2003 | 2004 | 2005 | 2006 | 2007 | 2008 | 2009 | 2010 | Result |
| execution | | | | | | 1 | 6 | • | 7 | 5 | _ | Result |
| | Cond | ition | Code | = 1. | | | | | | | | |
| | | | | | | | | | | | | |
| Example #2 | | | | | _ | | | | | | | |
| Using same | 3000 | 3001 | 3002 | 3003 | | | | | | | | |
| edit mask | 0 0 | 0 0 | 0 0 | 9 + | Dat | ta fiel | d | | | | | |
| | | <u>L</u> | <u> </u> | | | | | | | | | |
| HSM after | 2000 | 2001 | 2002 | 2003 | 2004 | 2005 | 2006 | 2007 | 2008 | 2009 | 2010 | |
| execution | | | | | | _ | | | 0 | 9 | | Result |
| | Com 7 | ition | Codo | ⊾ ø | I | L | I | L | . | I | | |

Condition Code = 2.

Edit (ED)

Pack (PACK)

General Description

◆ This instruction alters the second operand from zoned format to packed format. The result is placed in the first operand. Zone bits of the rightmost byte are interpreted as the sign. High-order zeros are inserted when the first operand is longer than the second. High-order digits are ignored when the second operand is longer than the first.

| Format | | | | | | |
|--|---|--|--|--|--|--|
| Forma | $\begin{array}{ c c c c c c c c c c c c c c c c c c c$ | | | | | |
| Direction of Operation Outline of Operation | OP (F2)₁₆ L₁ number of bytes minus one in the first operand. L₂ number of bytes minus one in the second operand. B₁/D₁ HSM location of the MSD of the packed result. B₂/D₂ HSM location of the MSD of the operand to be packed. Right to left. The contents of the general register, specified by B₁, are added to the | | | | | |
| | contents of D_1 to obtain the B_1/D_1 address of the leftmost byte in the first operand to be altered. The length (L_1) specifies the number of bytes that are added to the location obtained above (B_1/D_1) , thus giving the processor the address of the rightmost byte of the first operand to be altered. The length of the operand may be from one to 16 bytes since L_1 may be from $0000-1111$. The second address (B_2/D_2) is obtained in a similar manner except that B_2 , D_2 , and L_2 are used. The B_1/D_1 address is placed in the A register; the B_2/D_2 address is placed in the B register. | | | | | |
| | The byte specified by the B register is placed in the G register. The B register and L_2 are decremented by one. The byte now specified by the B register is placed in the F register. The low-order four bits of F are placed in the high-order four bits of G and the contents of the F/G registers are placed in the HSM location specified by the A register. The contents of the A register, B register, L_1 , and L_2 are decremented by one. | | | | | |
| | If $L_1 = (F)_{16}$, the instruction is terminated. If $L_2 = (F)_{16}$ and $L_1 \neq (F)_{16}$, high-order zeros are filled in the field specified by the A register. If neither L_1 nor $L_2 = (F)_{16}$, the cycle is repeated. | | | | | |
| | For the first byte accessed, the high-order four bits of F and the low- order four bits of F are reversed and restored in F. The contents of F are then written to the HSM location specified by the A register. The A register, B register, L_1 , and L_2 are then decremented by one and the cycle is repeated. | | | | | |
| Condition Code | • Unchanged. | | | | | |
| Timing | • t $(\mu sec) = 19.5 + 1.5N_1 + 3N_2$ where: $N_1 =$ number of bytes in first operand. $N_2 =$ number of bytes in second operand. | | | | | |

| Pack (PACK) | | | | | | | | | | Data | Handling |
|-------------------------|-----------------------|-----------------------|-------------------------------|---------------------------|-------|----------------|----|-----------------------|----------------|------|----------------|
| Example | | | | | | | | | | | |
| | OF |) | \mathbf{L}_{1} | | L_2 | \mathbf{B}_1 | I | D ₁ | \mathbf{B}_2 | I | D ₂ |
| Instruction | F2 | 2 | 03 | | 03 | 04 | 00 | 00 | 05 | 01 | 100 |
| HSM before execution | | | gister gister 3002 X | | | | | | | | |
| | 2100 Z i 2 | 2101 Z i 5 | | | | | | | | | |
| HSM after execution | 3000 0 0 2100 | 3001 0 2 2101 | 5 6 | 3003 31 — 1 2103 | | | | | | | |
| | Z 2 | ZI 5 | | -13 | | | | | | | |

Condition code is unchanged.

(UNPK) Unpack

| Опраск | |
|------------------------|---|
| General Description | • This instruction alters the second operand from packed format to zoned format. The result is placed in the first operand. The bits $(1111)_2$ are inserted in the zone portion for all bytes except the sign position. For the byte containing the sign, the low-order four bits and the high-order four bits are exchanged and placed in the result. High-order zeros are inserted when the first operand is longer than the second. High-order digits are ignored when the second operand is longer than the first. |
| Format | $\begin{array}{ c c c c c c c c } \hline & 8 & 4 & 4 & 4 & 12 & 4 & 12 \\ \hline OP & L_1 & L_2 & B_1 & D_1 & B_2 & D_2 & 12 \\ \hline \end{array}$ |
| | $OP - (F3)_{16}$ $L_1 - number of bytes minus one in the first operand.$ $L_2 - number of bytes minus one in the second operand.$ $B_1/D_1 - HSM$ location of the MSD of the result in zoned format. $B_2/D_2 - HSM$ location of the MSD of the operand to be changed to zoned format. |
| Direction of Operation | • Right to left. |
| Outline of Operation | • The contents of the general register, specified by B_1 , are added to the contents of D_1 to obtain the B_1/D_1 address of the leftmost byte in the first operand to be altered. The length (L_1) specifies the number of bytes that are added to the HSM location obtained above (B_1/D_1) , thus giving the processor the address of the rightmost byte in the first operand to be altered. The length of the operand may be from one to 16 bytes since L_1 may be from 0000-1111. The second address (B_2/D_2) is obtained in a similar manner except that B_2 , D_2 , and L_2 are used. The B_1/D_1 address is placed in the A register; the B_2/D_2 address is placed in the B register. |
| | The byte specified by the B register is placed in the G register. The low-order four bits of G are transferred to the low-order four bits of the F register. The high-order four bits of F are set to the code $(1111)_2$. The contents of F are written to the location specified by the A register. The A register and L_1 are decremented by one. Next, the high-order four bits of G are transferred to the low-order four bits of G; the high-order four bits are set to the code $(1111)_2$. The contents of G are written to the HSM location specified by the A register. The A register, B register, L_1 , and L_2 are decremented by one. |
| | If $L_1 = (F)_{16}$, the instruction is terminated. If $L_2 = (F)_{16}$ and $L_1 \neq (F)_{16}$, high-order zeros are filled in the field specified by the A register. If neither L_1 nor $L_2 = (F)_{16}$, the cycle is repeated. |
| | For the first byte accessed, the high-order four bits of G and the low- order four bits of G are reversed and restored in G. The contents of G are then written to the HSM location specified by the A register. The A register, B register, L_1 , and L_2 are decremented by one and the cycle is repeated. |
| Condition Code | • Unchanged. |

| Unpack (UNPK) | | | | | | | Data Handling |
|-------------------------|---|--|------------------|--------------------|-----------------------------|-------|----------------|
| Timing | | | number o | f bytes in | n first oper n second op | | |
| Example | | | | | | | |
| | OP | \mathbf{L}_{1} | \mathbf{L}_{2} | B ₁ | D1 | B_2 | D ₂ |
| Instruction | F3 | 05 | 02 | 00 | 0200 | 04 | 0157 |
| HSM before execution | General r 0200 0201 X X 4157 4158 | x x | 3 0204 0 | 04000. 205 X | | | |
| HSM after execution | $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | $\begin{array}{c c} 7 & 5 \\ \hline 7 & 5 \\ \hline 0 & 202 \\ \hline 0$ | | 9205 | | | |

where $Z = (1111)_{2} = (F)_{16}$ Condition code is unchanged.

| Translate (TR) | | | | | | | Data Handling | | |
|------------------------|---|--|-----------------------------|------------------------|-------------------------|--|--------------------------|--|--|
| General Description | first address table specific the field spe | ◆ This instruction causes the variable-length operand, specified by the first address, to be translated, byte for byte, according to the translation table specified by the second address. The result replaces the bytes within the field specified by the first address. The second operand is not altered unless an overlap occurs. | | | | | | | |
| Format | 8 0P | ۶ L | B 4 B ₁ | | 1 D ₁ | $\begin{array}{c c}2 & 4\\ B_2\end{array}$ | 12 D ₂ | | |
| | L B ₁ /D ₁ | | bytes r ion of ion of | the left the left | ne in the tmost byte | first ope | | | |
| Direction of Operation | ◆ Left to | right. | | | | | | | |
| Outline of Operation | ◆ The bytes of the first operand are termed the argument bytes. The bytes of the second operand are termed the function bytes. Processing of the first operand is from left to right, one byte at a time. Each argument byte is added to the second operand address, which is the starting location of the table. This value, in turn, addresses a function byte within the table. The function byte at this location then replaces the original argument byte of the first operand. The operation terminates when the first operand bytes have been exhausted. | | | | | | | | |
| Condition Code | • Unchanged. | | | | | | | | |
| Timing | • t (μ sec) = 13.5 + 6.75N where: N = number of bytes in first operand. | | | | | | | | |
| Example | | | | | | | | | |
| Instruction | OP DC | L 0002 | B ₁ | D ₁ 0785 | B ₂ | | | | |
| | L | gister 4 con | | | | 1 |] | | |
| HSM before | 3 | 785 | | 378 | 36 | | 3787 | | |
| execution | (0 | (3) ₁₆ | | (C8 |) ₁₆ | | (C4) ₁₆ | | |
| | (C3) ₁₆ : | = (195)10 | () | C8) 16 = | (200)10 | ((| $(24)_{16} = (196)_{10}$ | | |
| | 0300 | 0495 | 0 | 496 | 0500 | | | | |
| | (00)16 | (F3) ₁₆ | (F | '8) ₁₆ | (F4) ₁₆ | | | | |

Data Handling

Translate (TR)

HSM after execution

| 3785 | 3786 | 3787 | |
|--------------------|--------------------|--------------------|--------------------|
| (F3) ₁₆ | (F4) ₁₆ | (F8) ₁₆ | |
| r | | r | , |
| 0300 | 0495 | 0496 | 0500 |
| (00) 16 | (F3) ₁₆ | (F8) ₁₆ | (F4) ₁₆ |

| Add Decimal (AP) | Arithmetic | | | | | |
|------------------------|--|--|--|--|--|--|
| General Description | • This instruction performs an algebraic addition of two packed-decimal fields and places the sum in the area originally occupied by the first operand field (augend). These fields need not be of equal length. | | | | | |
| Format | $\begin{array}{ c c c c c c c c c c c c c c c c c c c$ | | | | | |
| | | | | | | |
| | OP — (FA) ₁₆ L ₁ — number of bytes minus one in the first operand (augend) and the sum. | | | | | |
| | L_2 — number of bytes minus one in the second operand (addend). | | | | | |
| | B_1/D_1 — HSM location of the MSD of the first operand (augend) and the sum. | | | | | |
| | B_2/D_2 — HSM location of the MSD of the second operand (addend). | | | | | |
| Direction of Operation | • Right to left. | | | | | |
| Outline of Operation | • The contents of the general register, specified by B_1 , are added to the contents of D_1 to obtain the B_1/D_1 address of the leftmost byte in the first operand to be added. The length (L_1) specifies the number of bytes that are added to the location obtained above (B_1/D_1) , thus giving the processor the address of the rightmost byte in the first operand to be added. The length of the operand may be from one to 16 bytes since L_1 may be from $0000-1111$. The second address (B_2/D_2) is obtained in a similar manner except that B_2 , D_2 , and L_2 are used. The B_1/D_1 address is placed in the A register; the B_2/D_2 address is placed in the B register. | | | | | |
| | The byte specified by the B register is placed in the G register. The byte specified by the A register is placed in the F register. G and F now contain one byte (two decimal digits) each. The contents of G and F are added by the adder circuit; the result is placed in the HSM location specified by the A register. The A register, B register, L_1 , and L_2 are decremented by one. | | | | | |
| | If $L_1 = (F)_{16}$, the instruction is terminated. If $L_2 = (F)_{16}$ and $L_1 \neq (F)_{16}$, the field specified by the B register is assumed to contain high-order zeros. If neither L_1 nor $L_2 = (F)_{16}$, the cycle is repeated. | | | | | |
| | Upon termination, the condition code is set to indicate positive, nega- tive, or zero result. If the field specified by the A register is not large enough to hold the result, an overflow condition exists and the condition code is set to 3. | | | | | |
| | Because the first byte, accessed by the A and B registers, contains the sign of the field, only the high-order four bits of G and F are added during the first cycle. The rightmost four bits designate the sign control in the algebraic addition. | | | | | |
| Condition Code | ♦ 0 — sum is zero. | | | | | |
| | 1 — sum is less than zero. | | | | | |
| | 2 — sum is greater than zero. | | | | | |
| | 3 — overflow. | | | | | |
| Add Decimal (AP) | | | | | | | Arith | metic | | | |
|------------------------|---------------------------------------|---|---------------------------------------|---|---|---------------------------------------|---------------------------------------|----------------------------|--|--|--|
| Timing | ♦ t (µsea | 2) = 21.7 | 5 + 2.25N | $_{1} + 1.5 N_{2}$ | | | | | | | |
| | whe | | | - | n first open | | | | | | |
| | | N_2 = number of bytes in second operand. | | | | | | | | | |
| Interrupt Action | Add Decir of the Int high-order | nal instru terrupt M r position | iction. Th Iask is se of the fi | is can only t to a one rst operar | the RCA 7 occur if t e, and then ad. If the s whether | he overflo re is a ca interrupt | w interrup erry out o is not de | pt bit of the sired, | | | |
| Special Conditions | • 1. The byte | - | ıken from | the rightn | nost four b | its of the l | least signi | ficant | | | |
| | | 2. If the second operand is shorter than the first operand, high-ord zeros are supplied for the second operand. | | | | | | | | | |
| | digi orde | 3. If the second operand is longer than the first operand, the high-order digits of the second operand are dropped. Dropping of the high-order digits, even if significant, does not affect the condition code or sign of the result. | | | | | | | | | |
| | | Overflow is based on a carry out of the high-order position of the first operand. | | | | | | | | | |
| | 5. A z | ero is alv | ways posi [.] | tive. | | | | | | | |
| | 6. Dig | its or sig | ns are no | t checked | for validit | у. | | | | | |
| | 7. Ope | rands ma | y overlap | if their r | ightmost b | oytes coinc | eide. | | | | |
| | | | - | | at are zero ng the add | | | | | | |
| Example | | | | | | | | | | | |
| . | OP | $\mathbf{L_{i}}$ | L_2 | B ₁ | D1 | B ₂ | D_2 | _ | | | |
| Instruction | FA | 03 | 02 | 03 | 0200 | 03 | 0000 | | | | |
| | General r | egister 3 | contains | 00500. | | | | | | | |
| HSM before | 0700 0701 | 0702 07 | 03 | | | | | | | | |
| execution | 0 0 1 2 | | + | | | | | | | | |
| | 0500 0501 9 2 3 7 | +-+ | | | | | | | | | |
| HSM after execution | 0700 0701 0 1 0 4 | | 703 + | | | | | | | | |
| | 0500 0501 9 2 3 7 Condition | 5+ | ting = 2. | | | | | | | | |

| Arithmet | ic |
|----------|----|
| | |

| Add Binary (AB) | | | | | | | | | ł | 1 <i>rithn</i> | retic |
|------------------------|--|---|--|--|--|---|---|--|---|---|---|
| General Description | • This ins operands an operand (an first, high-o overflow in | nd plac ugend) rder bj | ces the . If th ytes an | sum e lengt e drop | n the a h of th | area ori e second | gina l ope | lly ocerand | cupied b is greate | y the r thar | first 1 the |
| Format | OP 8 | 4 L ₁ | 4 L ₂ | 4 B ₁ | | D ₁ | 12 | $\begin{array}{c} 4\\ B_2\end{array}$ | | D ₂ | 12 |
| | $L_1 - L_2 - B_1/D_1 - C_2$ | and r - numb - HSM result | er of result. er of l locatio | oytes r on of t | ninus o he MSI | ne in th D of the | ie se firs | econd st oper | operand operand and (au operand | (adde gend) | end). and |
| Direction of Operation | • Right to |) left. | | | | | | | | | |
| Outline of Operation | byte specifi contain one adder circu register. The If $L_1 =$ $L_1 \neq (F)_{16}$ high-order | D_1 to be add o the los o the los of the he open The s B_2 , D_1 is B_2 , D_2 he B_2/I is spec- ed by e byte - hit; the fact and fact is the fact and fact and fact is the fact and fact and fact and fact is the fact and fact and fact and fact and fact and fact is the fact and fact and fact and fact and fact and fact is the fact and fact and fact and fact and fact and fact is the fact and fact an | obtain ded. The potential of the potent | the B, he leng obtain tmost hay be address L_2 are ress is y the regista The con t is pla , B reg instru- becified ther L he con the fiel | $/D_1$ add $/D_1$ | dress of) specifi- ve (B_1/I) the first ne to 16 D_2) is o The B_1/I in the 1 of B_1/I in the 1 of G and the HSH D_1 , and L is term $e \ B \ rega = (F)_1^{a}code is sbified by$ | the | leftmo the nut thus g perand tes sin ned in ddress gister d in t F register are ad cation e decre r is a ne cycl o indice e A recent | post byte is mber of riving the d to be a ce L_1 man a similar is place whe G reg ister. G a ded bina specified emented f $L_2 = 0$ le is repe- cate posi egister is | in the bytes bytes e proceed added. by be a ar ma d in t gister. and F rily by d by t by one $(F)_{16}$, to constant at the constant at the constant at the constant at the constant at the constant at the constant at the constant at the constant at the c | first that essor The from .nner he A The now y the he A e. and ntain hega- large |
| Condition Code | ♦ 0 — sun 1 — not 2 — sun | used. | | than z | ero. | | | | | | |
| | 3 — ove | | - | | | | | | | | |
| Timing | ♦ t (µsec) where | e: N1 = | = leng | th (in | bytes) | ² of first of seco | | | | | |

| Interrupt Action | ♦ An over Add Binar of the Inte enough to I condition c | y instruct errupt Ma hold the r | tion. ask is result | This car s set to . If the i | n onl a on nter: | y occu e, and rupt is | r if the not | the ov first d desire | erflow operar d, the | v interr nd is no n a test | upt bi ot long |
|--|--|---|----------------------------|---|--|--|-------------------------|---|-----------------------------------|--|----------------------|
| pecial Conditions | - | e second o s of the s, even if | secor | nd opera | nd a | re dro | pped | . Drop | ping | of high | |
| | | flow is ba operand. | ased | on a cai | ry o | out of | the ł | nigh-o | rder p | osition | of th |
| Examples | | | | | | | | | | | |
| Example #1 | | | | | | | | | | | |
| _ | OP | L | I | | B ₁ | - | D ₁ | F | B ₂ | D_2 | |
| Instruction | F6 | 02 | 0 |)1 | 13 | 0 | 000 | 1 | 3 | 0003 | |
| | General re | gister 13 | con | tains 020 | 000. | | | | | | _ |
| HSM before | 2000 | 2001 | `` | 2002 | 2 | 2003 | 2 | 2004 | 7 | | |
| execution | 1111 0010 | 1111 010 | 1 11 | .11 0110 | 1111 | 0001 | 1111 | 0011 | | | |
| HSM after | 8000 | 0001 | | | | | | | 1 | | |
| execution | 2000 | 2001 | | 2002 | Z | 2003 | ² | 2004 | 1 | | |
| | 1111 0011 | 1110 011 | 1 11 | 10 1001 | | 0001 | | 0011 | - | | |
| | 1111 0011 | 1110 011 | | 10 1001 | 1111 | 0001 | 1111 | . 0011 | | | |
| | Condition | Code = 2. | | | | | | | | a modi | factio |
| Example #2 | L | Code = 2.le using | | | | | | |] addres | s modi | ficatio |
| Example #2 | Condition An examp | Code = 2.le using | the . | | | instru | | for a | ddres | s modi | ficatio |
| | Condition An examp is as follow | Code = 2.le using ws: | the . | Add Bin | ary | instru | ction | for a | | | ficatio |
| Example #2 | Condition An examp is as follow OP | $Code = 2.$ $le using$ $ws:$ L_1 01 | the . | Add Bin | ary B ₁ 4 | instru | ction D ₁ | for a | 3 ₂ | D ₂ | ficatio |
| Example #2 | Condition An examp is as follow OP F6 | Code = 2. le using ws: L ₁ 01 egister 4 | the . | Add Bin L ₂ 01 ains 0200 | ary B ₁ 4 200. | instruc 0 | 2004 | for a | 3 ₂ 4 | D ₂ 1000 | |
| Example #2 Instruction HSM before | Condition An examp is as follow OP F6 General re | Code = 2. le using ws: L ₁ 01 egister 4 | the I conto | Add Bin L ₂ 01 ains 0200 | ary B ₁ 4 200. | instruc 0 | $\frac{D_1}{004}$ | for a $B_{z} = $ | 3 ₂ 4 | $\frac{D_2}{1000}$ | |
| Example #2 Instruction | Condition An examp is as follow OP F6 General re OP = (FA) | $Code = 2.$ $le using$ $us:$ L_1 01 $egister 4$ $u_{16} L = (0)$ 2001 | the I conto | Add Bin L_2 $D1$ $ains 0200$ $B_1 = (0, 0)$ | $\frac{B_1}{4}$ | instruction $0_1 = (0)_1 = (0)_2 = (0$ | $\frac{D_1}{004}$ | for a $B_{z} = $ | 3_2 4 $= (0)_{16}$ 004 | $\frac{D_2}{1000}$ | (07F) |
| Example #2 Instruction HSM before | Condition An examp is as follow OP F6 General re OP = (FA) 2000 1111 1010 | $Code = 2.$ $le using$ $us:$ L_1 01 $egister 4$ $L_1 = (0)$ 2000 | the $\frac{1}{0}$ conto | Add Bin L_2 D1 ains 0200 $B_1 = (0)$ 2002 | $\frac{B_1}{4}$ | instruction $0_1 = (0)_2 = 0_2$ | $\frac{D_1}{004}$ | for a $B_z = 2$ | 3_2 4 $= (0)_{16}$ 004 | $\frac{D_2}{1000}$ | (07F) 005 |
| Example #2 Instruction HSM before | Condition An examp is as follow OP F6 General re OP = (FA) 2000 1111 1010 3000 | $Code = 2.$ $le using$ $us:$ L_1 01 $egister 4$ $0_{16} L = (C$ 2000 0000 | the $\frac{1}{0}$ conto | Add Bin L_2 D1 ains 0200 $B_1 = (0)$ 2002 | $\frac{B_1}{4}$ | instruction $0_1 = (0)_2 = 0_2$ | $\frac{D_1}{004}$ | for a $B_z = 2$ | 3_2 4 $= (0)_{16}$ 004 | $\frac{D_2}{1000}$ | (07F) 005 |
| Example #2 Instruction HSM before | Condition An examp is as follow OP F6 General re OP = (FA) 2000 1111 1010 | $Code = 2.$ $le using$ $ws:$ L_1 01 $egister 4$ $L = (0)$ 2000 0000 3000 (64) | the $\frac{1}{0}$ conto | Add Bin L_2 D1 ains 0200 $B_1 = (0)$ 2002 | $\frac{B_1}{4}$ | instruction $0_1 = (0)_2 = 0_2$ | $\frac{D_1}{004}$ | for a $B_z = 2$ | 3_2 4 $= (0)_{16}$ 004 | $\frac{D_2}{1000}$ | (07F) 005 |
| Example #2 Instruction HSM before | Condition An examp is as follow OP F6 General re OP = (FA) 2000 1111 1010 3000 (00) ₁₆ 0000 0000 | $Code = 2.$ <pre>le using ws: L₁ 01 egister 4)_{16} L = (0 2000 3000 (64) 0 0110 (64)</pre> | the $\frac{1}{0}$ | Add Bin L_2 D1 $ains \ 0200$ $B_1 = (0)$ 2002 $0000 \ 00$ | $\frac{B_1}{4}$ | instruction $0_1 = (0)$ | $\frac{B6}{1}$ | for a H s B ₂ = 2 0000 | 3_2 4 $(0)_{16}$ 004 0006 | $ \begin{array}{c} D_2 \\ 1000 \\ \hline D_2 = 0 \\ 20 \\ 0111 \\ \hline 0111 \end{array} $ | (07F) 005 1111 |
| Example #2 Instruction HSM before execution | Condition An examp is as follow OP F6 General re OP = (FA) 2000 1111 1010 3000 (00) ₁₆ | $Code = 2.$ <pre>le using ws: L₁ 01 egister 4)_{16} L = (0 200 300 (64) 0110 200 </pre> | the $\frac{1}{0}$ | Add Bin L_2 D1 ains 0200 $B_1 = (0)$ 2002 | $\begin{array}{c} \text{ary} \\ B_1 \\ \hline 4 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\$ | instruction $0_1 = (0)$ 200 1011 | $\frac{B6}{1}$ | for a $B_z = \frac{2}{2}$ | 3_2 4 $= (0)_{16}$ 004 | $ \begin{array}{c} D_2 \\ 1000 \\ \hline D_2 = 0 \\ 20 \\ 0111 \\ 20 \\ \hline 21 \\ $ | (07F) 005 |

1

Subtract Decimal (SP)

General Description

• This instruction performs an algebraic subtraction of two packeddecimal fields and places the difference in the area originally occupied by the first operand field (minuend). The fields need not be of equal length.

| Format | | | | | · | 10 | | | | 10 |
|------------------------|---|---|--|--|---|---|--|---|--|---|
| | OP 8 | 4 L ₁ | 4 L ₂ | 4 B ₁ | D1 | 12 | 4 B ₂ | D | 2 | 12 |
| | OP | (FB) | 16 | | | | | | | |
| | L_1 — | | er of l lifferen | | minus one in | the | first o | perand (n | ninu | end) |
| | L_2 — | | | | inus one in the | e seco | nd oper | rand (subt | rahe | end). |
| | B_1/D_1 — | | locati lifferer | | the MSD of | the | first o | perand (r | ninu | end) |
| | B_2/D_2 — | HSM | locatio | on of tl | ne MSD of the | seco | nd opei | and (subt | rahe | end). |
| Direction of Operation | • Right to | left. | | | | | | | | |
| Outline of Operation | contents of operand to that are ad the address The length from 0000- manner exc | D_1 to be su ded to of th of the -1111. cept th | obtain btracte o the lo ne righ e opera The s nat B ₂ , | the B ed. The ocation tmost and ma second D_2 , an | al register, sp $_{1}/D_{1}$ address of $_{2}$ length (L ₁) $_{1}$ obtained above byte in the f $_{2}$ by from on address (B ₂) $_{2}$ are used ddress is place | of the spec ove, f irst c ie to /D ₂) d. Th | e leftmo ifies th thus gi operance 16 byt is obt e B ₁ /D | ost byte in the number ving the d to be su es since L ained in ρ_1 address | of b of b proce btra 1 ma a sin | first bytes essor acted. ay be milar |
| | byte specifi contain one subtracted | ed by e byte by the 7 the | the A (two de adder A regi | regist decima r circu | B register is er is placed in l digits) each it; the result The A registe | n the . The is pl | F reg e conte aced in | ister. G an nts of G a n the HSM | nd F ind I I loc | now F are ation |
| | $\mathbf{L}_{1} \neq (\mathbf{F})_{16}$ | the | field s | pecifie | uction is tended by the B r $_1$ nor $L_2 = (F)$ | egist | er is a | assumed t | o co | |
| | tive, or zer | ro res hold t | ult. If | the fi | dition code is eld specified l overflow con | by th | e A re | egister is | not | large |
| | sign of the | field, first | only t cycle. 7 | he hig The rig | essed by the A h-order four b ghtmost four | bits c | of G ar | nd F are s | ubtr | acted |
| Condition Code | ◆ 0 — diff | erence | e is zei | ro. | | | | | | |
| | 1 — diff | erence | e is les | s than | a zero. | | | | | |
| | 2 — diff | erence | e is gr | eater | than zero. | | | | | |
| | 3 — ove | rflow. | | | | | | | | |

| Subtract Decimal (SP) | | | | | | | Arithn | netic |
|-----------------------------|--|-------------------------------------|--------------------------------------|--------------------------------------|---|--|--|----------------------|
| Timing | ♦ t (µsec |) = 21.75 | $5 \pm 2.25 \mathrm{N_1}$ | $+ 1.5 N_{2}$ | | | | |
| _ | when | | | | first oper | | | |
| | | $N_2 =$ | number of | bytes in | second or | perand. | | |
| Interrupt Action | Subtract I bit of the high-order | Decimal in Interrupt position | struction. Mask is of the firs | This can set to a of t operand | the RCA 70 only occur ne, and the l. If the in her or not a | if the over ere is a ca terrupt is | rflow inter arry out of not desire | rupt the ed, a |
| Special Conditions | 1. The byte | | ken from t | the rightn | nost four bi | ts of the l | east signifi | cant |
| | | | operand plied for t | | than the f l operand. | ìrst opera | .nd, high-o | rder |
| | digi digi | ts of the | second op f significat | erand are | an the first e dropped. ot affect th | Dropping | of high-o | rder |
| | | rflow is k operand | | carry ou | t of the hi | gh-order | position of | the |
| | 5. A z | ero is alw | vays consid | lered posi | tive. | | | |
| | 6. Dig | its or sig | n are not | checked f | or validity. | | | |
| | 7. Ope | rands ma | y overlap | if their i | rightmost k | oytes coin | cide. | |
| | | | | | at are zero, ng the addi | | | neral |
| Example | | | | | | | | |
| , , ,. | OP | L_1 | L ₂ | B ₁ | D ₁ | B ₂ | D ₂ | |
| Instruction | FB | 02 | 02 | 4 | 0205 | 5 | 0030 | |
| | 1 | • | contains (contains (| | | | | |
| HSM before | 0605 0606 | 0607 | | | | | | |
| execution | 8 3 2 7 | 1' | | | | | | |
| | 0630 0631 | 0632 | | | | | | |
| | 2 9 3 8 | 61 + | | | | | | |
| HSM after execution | 0605 0606 1 2 6 5 | ┿╍┯╼┥ | | | | | | |
| | 0630 0631 | ┝╌┲╾┤ | | | | | | |
| | 2 9 3 8 | | | | | | | |
| | Condition | code set | ting = 3 (| overflow) | • | | | |

| Subtract Binary (SB) | Arithmetic |
|----------------------------|---|
| General Description | • This instruction performs a binary subtraction of the second operand from the first operand. The difference is placed in the area originally occupied by the first operand (minuend). |
| Format | $ \begin{array}{ c c c c c c c c c c c c c c c c c c c$ |
| | $OP - (F7)_{16}$ |
| | L_1 — number of bytes minus one in the first operand (minuend) and difference. |
| | L_2 — number of bytes minus one in the second operand (subtrahend). |
| | B_1/D_1 — HSM location of the MSD of the first operand (minuend) and difference. |
| | B_2/D_2 — HSM location of the MSD of the second operand (subtrahend). |
| Direction of Operation | • Right to left. |
| Outline of Operation | • The contents of the general register, specified by B_1 , are added to the contents of D_1 to obtain the B_1/D_1 address of the leftmost byte in the first operand to be subtracted. The length (L_1) specifies the number of bytes that are added to the location obtained above (B_1/D_1) , thus giving the processor the address of the rightmost byte in the first operand to be subtracted. The length of the operand may be from one to 16 bytes since L_1 may be from 0000-1111. The second address (B_2/D_2) is obtained in a similar manner except that B_2 , D_2 , and L_2 are used. The B_1/D_1 address is placed in the A register; the B_2/D_2 address is placed in the B register. The byte specified by the B register is placed in the G register. |
| | byte specified by the A register is placed in the G register. The byte specified by the A register is placed in the F register. G and F now contain one byte each. The contents of G and F are subtracted binarily by the adder circuit; the result is placed in the HSM location specified by the A register. The A register, B register, L_1 , and L_2 are decremented by one. |
| | If $L_1 = (F)_{16}$, the instruction is terminated. If $L_2 = (F)_{16}$ and $L_1 \neq (F)_{16}$, the field specified by the B register is assumed to contain high-order zeros. If neither L_1 nor $L_2 = (F)_{16}$, the cycle is repeated. |
| | Upon termination, the condition code is set to indicate positive, negative, or zero result. |
| Condition Code | ♦ 0 — difference is zero. |
| | 1 — difference is less than zero. |
| | 2 — difference is greater than zero. |
| | 3 — not used. |
| Timing | • t (μ sec) = 21.75 + 2.25N ₁ + 1.5N ₂ where: N ₁ = length (in bytes) of first operand. N ₂ = length (in bytes) of second operand. |

Subtract Binary (SB)

Special Condition • If the second operand is longer than the first operand, the high-order digits of the second operand are dropped. Dropping of high-order digits, even if significant, does not affect the condition code.

Example

| | OP | L ₁ | L_2 | \mathbf{B}_{1} | D ₁ | B ₂ | D_2 |
|-------------|----|----------------|-------|------------------|----------------|----------------|-------|
| Instruction | F7 | 02 | 01 | 04 | 0000 | 04 | 0003 |

General register 4 contains 02000.

HSM before execution

| 2000 2001 | | 01 | 20 | 02 | 2003 | | 2004 | | |
|-----------|------|------|------|------|------|------|------|------|------|
| 1111 | 1001 | 1111 | 0100 | 1111 | 0010 | 1111 | 0001 | 1111 | 0111 |

HSM after execution

| 2000 | 20 | 2001 | | 2002 | | 2003 | | 2004 | |
|-----------|------|------|------|------|------|------|------|------|--|
| 1111 1001 | 0000 | 0010 | 1111 | 1011 | 1111 | 0001 | 1111 | 0111 | |

Condition code = 2.

| Multiply Decimal (MP) | Arithmetic |
|-----------------------------|--|
| General Description | • This instruction multiplies two packed-decimal fields and places the product in the area originally occupied by the first operand field (multiplicand). The sign of the product is determined by the rules of algebra. |
| Format | $\begin{array}{ c c c c c c c c c c c c c c c c c c c$ |
| | $OP - (FC)_{16}$ |
| | L_1 — number of bytes minus one in the first operand (multiplicand) and product. |
| | L_2 — number of bytes minus one in the second operand (multiplier). |
| | B_1/D_1 — HSM location of the MSD of the first operand (multiplicand) and product. |
| | $B_{\rm 2}/D_{\rm 2}$ — HSM location of the MSD of the second operand (multiplier). |
| Direction of Operation | ◆ Right to left. |
| Outline of Operation | • The contents of the general register, specified by B_1 , are added to the contents of D_1 to obtain the B_1/D_1 address of the leftmost byte in the first operand to be multiplied. The length (L_1) specifies the number of bytes that are added to the location obtained above (B_1/D_1) , thus giving the processor the address of the rightmost byte in the first operand to be multiplied. The length dates byte in the first operand to be multiplied. The length (L_1) specifies the number of bytes that are added to the location obtained above (B_1/D_1) , thus giving the processor the address of the rightmost byte in the first operand to be multiplied. The length of the operand may be from one to 16 bytes since L_1 may be from 0000-1111. The second address (B_2/D_2) is obtained in a similar manner except that B_2 , D_2 , and L_2 are used. The B_1/D_1 address is placed in the A register; the B_2/D_2 address is placed in the B register. |
| | Multiplication takes place and the product is stored in the first operand field. |
| Condition Code | • Unchanged. |
| Timing | ♦ t (µsec) = 26.25 + 9N₁ - 1.5N₂ + C[3.75 (N₁-N₂) + 3] where: C = sum of the value of multiplier digits. N₁ = number of bytes in first operand. N₂ = number of bytes in second operand. If (N₁ - N₂) is less than zero, the result is the same as (N₁ - N₂) being equal to zero. |
| Special Conditions | 1. The sign is taken from the rightmost four bits of the least significant byte. |
| | 2. The number of digits in the product is the sum of the number of digits in both operands. |
| | 3. The maximum product size is 31 digits. |
| | 4. No overflow indication is given; therefore, the multiplicand field must have sufficient field size for the development of the product. |
| | 5. A zero is always considered positive. |
| | 6. Digits or signs are not checked for validity. |
| | 7. Operands may overlay if their rightmost bytes coincide. |
| | 8. B_1 or B_2 address components that are zero, specify that no general register is to be used in computing the address of an operand. |

Multiply Decimal (MP)

Example |

| - | OP | \mathbf{L}_{1} | \mathbf{L}_{2} | \mathbf{B}_1 | D1 | B ₂ | D_2 |
|-------------|-----------|------------------|------------------|----------------|------|-----------------------|-------|
| Instruction | FC | 04 | 01 | 06 | 0500 | 06 | 0700 |
| | General r | egister 6 | contains (| 01000. | | | |

Arithmetic

HSM before execution

| 15 | 00 | 15 | 601 | 15 | 02 | 1503 | | 1504 | |
|----|----|----|-----|----|----|------|--|------|---|
| 0 | 0 | 0 | 0 | 4 | 13 | 1 2 | | 6 | + |
| 17 | 00 | 17 | /01 | 1 | | | | | |

HSM after execution

| 15 | 00 | 1501 | | 1502 | | 1503 | | 1504 | |
|----|----|------|---|------|---|------|---|------|--|
| 0 | 1 | 2 | 0 | 7 | 5 | 2 | 8 | 0 | |

| 1700 | 1701 |
|------|------|
| 2 8 | 0 - |

2 8

0

Condition code is unchanged.

Arithmetic

Divide Decimal (DP)

| (DP) | | | | | | | | |
|------------------------|---|--------------------------------|-----------------------------|---|-----------------|------------------------|---------------------------|------------------|
| General Description | • This instruct (signed quotient by the first oper- first operand field field and has a s | plus si and field d. The | igned i (divio remain | remainder) ir lend). The qu der is placed | ı the otient | area orig is placed | ginally occ leftmost | cupied in the |
| Format | OP L | 4 4 L ₂ | 4 B ₁ | D ₁ | 12 | 4 B ₂ | D_2 | 12 |
| | OP (FI | | | | | | | |
| | L_1 — num | | bytes : | minus one in | the 1 | first oper | and (divi | dend) |
| | L_2 — num | ber of | bytes r | ninus one in | the se | econd ope | erand (div | isor). |
| | $B_1/D_1 - HSI$ and | I locati result. | on of | the MSD of | the f | irst oper | and (divi | dend) |
| | | | on of t | the MSD of t | the se | cond ope | erand (div | isor). |
| Direction of Operation | • Right to left | • | | | | | | |
| Outline of Operation | • The contents of the general register, specified by B_1 , are added to the contents of D_1 to obtain the B_1/D_1 address of the leftmost byte in the first operand to be divided. The length (L_1) specifies the number of bytes that are added to the location obtained above (B_1/D_1) , thus giving the processor the address of the rightmost byte in the first operand to be divided. The length of the operand may be from one to 16 bytes since L_1 may be from 0000-1111. The second address (B_2/D_2) is obtained in a similar manner except that B_2 , D_2 , and L_2 are used. The B_1/D_1 address is placed in the A register; the B_2/D_2 address is placed in the B register. | | | | | | | |
| | Division take | s place | and th | e result is pla | aced 1 | n the firs | st operand | field. |
| Condition Code | • Unchanged. | | | | | | | |
| Timing | • t (μ sec) = 22.5 + 29.25N ₁ - 27N ₂ + 37.5N ₂ (N ₁ -N ₂) where: N ₁ = number of bytes in first operand. N ₂ = number of bytes in second operand. | | | | | | | |
| Interrupt Action | ◆ A divide-exception interrupt can occur in the RCA 70/25 while execut- ing the Divide Decimal instruction. This can only occur if the arithmetic overflow/divide exception interrupt mask bit is set to a one. The condition for a divide exception interrupt can be determined by a trial subtraction. The leftmost digit of the divisor field is aligned with the leftmost digit minus one of the dividend field. When the divisor, so aligned, is less than or equal to the dividend, a divide exception interrupt is indicated. Also, a decimal divide exception interrupt occurs if the dividend does not have at least one leading zero. | | | | | | | |
| Special Conditions | 1. The sign i byte. | s taken | from tl | ne rightmost f | our b | its of the | least signi | ficant |
| | 2. The maxim | num div | vidend | is 31 digits a | nd a s | sign. | | |
| | | | | size is one o s 29 digits an | - | _ | , therefore | e, the |

Divide Decimal (DP)

Special Conditions (Cont'd) 4. The sign of the quotient is determined by the rules of algebra; the remainder has the sign of the dividend.

Arithmetic

5. The dividend must contain at least one leading zero.

Example

| | OP | \mathbf{L}_{1} | L_2 | B ₁ | D_1 | \mathbf{B}_2 | D_2 |
|-------------|---------------|------------------|-------|----------------|-------|----------------|-------|
| Instruction | \mathbf{FD} | 04 | 01 | 05 | 0300 | 06 | 0100 |

General register 5 contains 01200. General register 6 contains 04000.

HSM before execution

| 1500 | 1501 | 1502 | 1503 | 1504 | |
|------|------|------|------|------|--|
| 0 1 | 6 4 | 7 6 | 1 2 | 6 + | |



HSM after execution

| | | | _ | | | | | | |
|----|-----|------|----|------|------|------|---|------|---|
| 15 | 600 | 1501 | | 1502 | | 1503 | | 1504 | |
| 4 | 8 | 3 | 1 | 7 | | 0 | 2 | 9 - | + |
| | | | | 1 | | | | | |
| 41 | .00 | 41 | 01 | | | | | | |
| 3 | 4 | 1 | - | | | | | | |

Condition code is unchanged.

| Logical AND (NC) | | | | | | Logical |
|------------------------|---|---|--------------------------------|--------------------------|-------------------|----------------|
| General Description | of equal ler | truction perforn ngth according originally occu | to the rules s | pecified be | elow. The re | |
| Format | 8 | | 4 | 12 | 4 | 12 |
| | OP | L | B ₁ | D ₁ | B ₂ | D ₂ |
| | | - (D4) ₁₆ | tog minug one | in soch a | n anon d | |
| | | -number of by -HSM location | | | - | d and result |
| | | - HSM location | | | | |
| Direction of Operation | ♦ Left to | right. | | | | |
| Outline of Operation | • The contents of the general register, specified by B_1 , are added to the contents of D_1 to obtain the B_1/D_1 address of the leftmost byte in the first operand to be manipulated. The second address (B_2/D_2) is obtained in a similar manner except that B_2 and D_2 are used. The B_1/D_1 address is placed in the A register; the B_2/D_2 address is placed in the B register. | | | | | |
| | The byte specified by the B register is placed in the G register. The byte specified by the A register is placed in the F register. G and F are combined bit-by-bit according to the following rules: | | | | | |
| | Rules for Logical "AND" Operation | | | | | |
| | | Bit in first operand (A) | Bit in sec operand | | Bit in the result | |
| | | 0 | 0 | | 0 | |
| | | 0 | 1 | | 0 | |
| | | 1 | 0 | | 0 | |
| | | 1 | 1 | | 1 | |
| | The conten the content | ult is placed in ts of the A reg s of L are decr ; otherwise, th | ister and the emented by or | B register ne. If L = | are increm | nented by one; |
| Condition Code | ♦ 0 — rest | ult is zero. | | | | |
| | 1 res | ult is not zero | • | | | |
| | 2 - not | used. | | | | |
| | 3 - not | used. | | | | |
| Timing | | 0 = 13.5 + 3.75 e: N = length | | f the oper | and. | |
| | | | | | | |



Logical

General Description

• This instruction performs a logical "OR" operation on two operands of equal length according to the rules specified below. The result is placed in the area originally occupied by the first operand.

| - . | in the area | originally oc | cupico | by the motor | | | | | |
|------------------|---|------------------------------|---------------------|-----------------|-------|---------------------|--------------------------------------|----------------|----|
| Format | 8 0P | 8 L | 4 B ₁ | D ₁ | 12 | 4 B ₂ | | D ₂ | 12 |
| | $OP - (D6)_{16}$ L - number of bytes minus one in each operand. $B_1/D_1 - HSM$ location of the MSD of the first operand and result. $B_2/D_2 - HSM$ location of the MSD of the second operand. | | | | | | | sult. | |
| ion of Operation | ♦ Left to | • Left to right. | | | | | | | |
| ine of Operation | • The contents of the general register, specified by B_1 , are added to the contents of D_1 to obtain the B_1/D_1 address of the leftmost byte in the first operand to be manipulated. The second address (B_2/D_2) is obtained in similar manner except that B_2 and D_2 are used. The B_1/D_1 address is place in the A register; the B_2/D_2 address is placed in the B register. The byte specified by the B register is placed in the G register. The byte specified by the A register is placed in the F register. G and F are | | | | | | e first l in a blaced . The | | |
| | combined bit-by-bit according to the following rules: | | | | | | | | |
| | Rules for Logical "OR" Operation | | | | | | | | |
| | Bit in first Bit in second Bit in the operand (A) operand (B) result | | | | | | | | |
| | | 0 | | 0 | | 0 | | | |
| | | 0 | | 1 | | 1 | | | |
| | | 1 | | 0 | | 1 | | | |
| | | 1 | | 1 | | 1 | | | |
| | The result is placed in the HSM location specified by the A register. The contents of the A register and the B register are incremented by one; the contents of L are decremented by one. If $L = (FF)_{16}$, the instruction is terminated; otherwise, the cycle is repeated. | | | | | | one; | | |
| Condition Code | ♦ 0 — resu | ılt is zero. | | | | | | | |
| | | ılt is not zer | 0. | | | | | | |
| | 2 - not | | | | | | | | |
| | 3 - not | used. | | | | | | | |
| Timing | • | = 13.5 + 3.7 : N = length | | oytes) of the (| opera | and. | | | |

Directio

Outlin

| Exclusive OR (XC) | | | | | Logical | |
|------------------------|---|---|--|---------------------------------------|----------------|--|
| General Description | of equal len | gth according to | s an exclusive "OF the rules specifie red by the first op | d below. The 1 | | |
| Format | 8 | 8 | 4 | 12 4 | 12 | |
| | | h | B ₁ D ₁ | B ₂ | D ₂ | |
| | | (D7) ₁₆ number of byte | s minus one in ea | ch operand | | |
| | | | of the MSD of the | _ | nd and result. | |
| | | | of the MSD of th | | | |
| Direction of Operation | ♦ Left to | right. | | | | |
| Outline of Operation | contents of operand to similar man | • The contents of the general register, specified by B_1 , are added to the contents of D_1 to obtain the B_1/D_1 address of the leftmost byte in the first operand to be manipulated. The second address (B_2/D_2) is obtained in a similar manner except that B_2 and D_2 are used. The B_1/D_1 address is placed in the A register; the B_2/D_2 address is placed in the B register. | | | | |
| | The byte specified by the B register is placed in the G register. The byte specified by the A register is placed in the F register. G and F are combined bit-by-bit according to the following rules: | | | | | |
| | Rules for Exclusive "OR" Operation | | | | | |
| | | Bit in first operand (A) | Bit in second operand (B) | Bit in the result | | |
| | | 0 | 0 | 0 | | |
| | | 0 | 1 | 1 | | |
| | | 1 | 0 | 1 | | |
| | | 1 | 1 | 0 | | |
| | The content the content | ts of the A regis s of L are decre | the HSM location ter and the B regi mented by one. If he cycle is repeate | ister are increated $L = (FF)_{16}$, | mented by one; | |
| Condition Code | ♦ 0 — resu | ılt is zero. | | | | |
| | 1 - rest | alt is not zero. | | | | |
| | 2 — not | used. | | | | |
| | 3 — not | used. | | | | |
| Timing | | = 13.5 + 3.75 N e: N = length (| in bytes) of the | operand. | | |
| | | | | | | |

| Branch On Condition (BC) | Decision and Control | | | | | |
|--------------------------------|---|--|--|--|--|--|
| General Description | ◆ This instruction transfers control in accordance with the condition code(s) sensed. The condition codes or combination thereof are specified by the mask field. If the specified condition code is not sensed, the next instruction in sequence will be executed. | | | | | |
| Format | 8 8 4 12 OP M B2 D2 | | | | | |
| | OP (47) 16 | | | | | |
| | M — specifies the condition code to be tested as follows: $2^{0} - 2^{3}$ — are ignored and must be zeros. 2^{4} — condition code 3. 2^{5} — condition code 2. 2^{6} — condition code 1. 2^{7} — condition code 0. | | | | | |
| | B_2/D_2 — HSM address of the next instruction to be executed if the conditions specified by the mask are set. | | | | | |
| Outline of Operation | • The condition code is tested for the conditions specified in the mask (M) . If the condition code is set to any of these conditions, the contents of the general register (specified by B_2) is added to the contents of the displacement field (D_2) to obtain the address of the next instruction to be executed. | | | | | |
| | The following mask field settings specify which condition code to test: | | | | | |
| | $(0000 \ 0000)_2 = NO OP$ $(0001 \ 0000)_2 = Condition Code 3$ $(0010 \ 0000)_2 = Condition Code 2$ $(0100 \ 0000)_2 = Condition Code 1$ $(1000 \ 0000)_2 = Condition Code 0$ | | | | | |
| | Any of the above bit configurations may be combined; i.e., a mask setting of $(1111 \ 0000)_2$ indicates to branch on any condition code which is, in effect, an unconditional branch. | | | | | |
| Condition Code | • Unchanged. | | | | | |
| Timing | • t (μ sec) = 11.25 if branching occurs. t (μ sec) = 9 if no branch. | | | | | |
| Example | | | | | | |
| Instruction | OP M B_2 D_2 $(47)_{16}$ $(30)_{16}$ 03 0750 | | | | | |
| | $(30)_{16} = (0011 \ 0000)_2$ | | | | | |
| | General register 3 contains 03000. | | | | | |
| | If condition code 2 or 3 is set, control is transferred to the instruction at 3750. | | | | | |

| Branch and Link (BAL) | Decision and Control | | | | | |
|--------------------------|---|--|--|--|--|--|
| General Description | • This instruction stores the contents of the P counter in the general register specified by the first address (R_1) . The branch location, specified by the second address, is then put into the P counter. The P counter stored is determined by the state in which the program is operating. | | | | | |
| Format | $\begin{array}{c c c c c c c c c c c c c c c c c c c $ | | | | | |
| Outline of Operation | OP (45)₁₆ R₁ general register in which the P counter is to be stored. B₂/D₂ HSM location of the next instruction to be executed. The contents of the general register, specified by B₂, are added to the contents of the displacement field (D₂) to obtain the branch address. The computation of the branch address is performed prior to the storing of the P counter. After storing the P counter in the general register specified by R₁, the branch address is then placed in the P counter. | | | | | |
| Condition Code | ♦ Unchanged. | | | | | |
| Timing | • t (μ sec) = 12.75 | | | | | |
| Example | OP R ₁ B ₂ D ₂ | | | | | |
| Instruction | $\begin{array}{ c c c c c } \hline OP & R_1 & B_2 & D_2 \\ \hline 45 & 04 & 03 & 0164 \\ \hline \end{array}$ | | | | | |
| | General register 3 contains 04000. General register 4 contains 00000. P counter contains 05460. Execution of this instruction causes the following register changes: General register 4 contains 05460. P counter contains 04164. | | | | | |

| Branch and Link (BALR) | Decision and Control | | | | | | | | |
|---------------------------|--|--|--|--|--|--|--|--|--|
| General Description | • This instruction stores the contents of the P counter in the general register specified by the first address (R_1) . The branch location in the general register, specified by the second address (R_2) , is then placed into the P counter. The P counter stored is determined by the state in which the program is operating. If the R_2 field contains zero, the P counter is stored in R_1 but branching does not occur. | | | | | | | | |
| Format | $\begin{array}{ c c c c c }\hline & 8 & 4 & 4 \\ \hline OP & R_1 & R_2 \\ \hline OP - (05)_{16} \\ \hline \end{array}$ | | | | | | | | |
| | R_1 — general register in which the P counter is to be stored. R_2 — general register that contains the HSM location of the next instruction to be executed. | | | | | | | | |
| Outline of Operation | • The address in the P counter is stored in the general register specified by the first address. The branch address in the register, specified by the second address (R_2) , is then stored in the P counter. If the second address (R_2) is zero, the P counter is stored but branching does not occur. | | | | | | | | |
| Condition Code | • Unchanged. | | | | | | | | |
| Timing | • t (μ sec) = Branch — 10.50. t (μ sec) = No branch — 6.75. | | | | | | | | |
| Example | | | | | | | | | |
| , , ,. | OP R ₁ R ₂ | | | | | | | | |
| Instruction | 05 01 0000 | | | | | | | | |
| | General register 1 contains 00000. | | | | | | | | |
| | P counter contains 01540. Execution of this instruction causes the following changes: | | | | | | | | |
| | General register 1 contains 01540. | | | | | | | | |
| | P counter contains 01540. | | | | | | | | |
| | | | | | | | | | |

| Decision |
|----------|
| and |
| Control |

| Branch On Count (BCT) | Decision and Control | | | | | | | |
|--------------------------|---|--|--|--|--|--|--|--|
| General Description | • This instruction decrements the contents of the general register, specified by the first address, by one. When the result is non-zero, the next instruction to be executed is specified by the second address (B_2/D_2) . When the result is zero, the next sequential instruction is executed. The branch address is determined prior to decrementing the count in the general register. | | | | | | | |
| Format | $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | | | | | | | |
| | R_1 — indicates the general register to be decremented. | | | | | | | |
| | B_2/D_2 — HSM location of the next instruction to be executed when the contents of the general register equal non-zero after decrementing. | | | | | | | |
| Outline of Operation | • The contents of the general register, specified by B_2 , is added to the contents of the displacement field (D_2) to obtain the branch address. The contents of the general register, specified by R_1 , is then decremented by one. If the result is non-zero, the branch address, computed above (B_2/D_2) , indicates the next instruction to be executed. If the result is zero, the next sequential instruction is executed. | | | | | | | |
| Condition Code | • Unchanged. | | | | | | | |
| Timing | t (μsec) = 15.75 if branching occurs. t (μsec) = 11.25 if no branching occurs. | | | | | | | |
| Special Conditions | 1. An initial value of zero in the general register, specified by R_1 , causes the general register to be set to all ones and the branch is taken. | | | | | | | |
| | 2. General register 0 is the Timer register in the RCA 70/25 and is automatically incremented each $1/60$ th of a second. Therefore, a designation of register 0 in the R_1 field of the Branch on Count instruction causes the timer to be inaccurate. | | | | | | | |
| Examples | | | | | | | | |
| Example #1 | | | | | | | | |
| Instruction | OP R ₁ B ₂ D ₂ | | | | | | | |
| location 01000 | 46 05 03 0000 | | | | | | | |
| | General register 3 contains 02000. | | | | | | | |
| | General register 5 contains 04096. | | | | | | | |
| | Execution of this instruction causes the following to occur: | | | | | | | |

- General register 5 now contains 04095.
- Control is transferred to the instruction at location 02000.

| Decision |
|----------|
| and |
| Control |

Branch On Count (BCT)

Example #2Using the same instruction format but with the register values changed.

General register 3 contains 03000.

General register 5 contains 00001.

Execution of this instruction causes the following to occur:

General register 5 now contains 00000.

Control now passes to next sequential instruction (location 01004).

| Compare Decimal (CP) | Decision and Control |
|----------------------------|---|
| General Description | • This instruction algebraically compares two operands and indicates the result of the comparison by a specific condition code. The first operand is compared against the second and each operand must be in packed format. |
| Format | $\begin{array}{ c c c c c c c c c }\hline &8 & 4 & 4 & 4 & 4 & 12 & 4 & 12 \\ \hline OP & L_1 & L_2 & B_1 & D_1 & B_2 & D_2 \\ \hline OP & (F9)_{16} & & & \\ L_1 & - & number & of & bytes & minus & one & in & the & first & operand. \\ L_2 & - & number & of & bytes & minus & one & in & the & second & operand. \\ \hline B_1/D_1 & - & HSM & location & of & the & MSD & of & the & first & operand. \\ \hline B_2/D_2 & - & HSM & location & of & the & MSD & of & the & second & operand. \\ \hline \end{array}$ |
| Direction of Operation | • Right to left. |
| Outline of Operation | • The contents of the general register, specified by B_1 , is added to the contents of (D_1) to obtain the B_1/D_1 address of the leftmost byte in the first operand to be compared. The length (L_1) specifies the number of bytes that are added to the location obtained above (B_1/D_1) , thus giving the processor the address of the rightmost byte in the first operand to be compared. The length of the operand may be from one to 16 bytes since L_1 may be from 0000-1111. The second address (B_2/D_2) is obtained in a similar manner except that B_2 , D_2 , and L_2 are used. The B_1/D_1 address is placed in the A register; the B_2/D_2 address is placed in the B register. The byte addressed by the B register is placed in the G register. The byte addressed by the A register is placed in the G register. The byte addressed by the A register is placed in the G register. The byte addressed by the A register is placed in the G register. The byte addressed by the A register is placed in the G register. In the contain one byte (two decimal digits) each. The contents of F and G are compared by the comparator circuit. The result of the comparison is stored in the condition code indicators. The A register, B register, L_1 , and L_2 are decremented by one. If $L_1 = (F)_{16}$, the instruction is terminated. If $L_2 = (F)_{16}$ and $L_1 \neq (F)_{16}$, the field specified by the B register is assumed to contain high-order zeros. If neither L_1 nor $L_2 = (F)_{16}$, the cycle is repeated. Upon termination, the condition code is stored to indicate positive, negative, or zero result. Because the first byte accessed by the A and B registers contains the sign of the field, the low-order four bits of G and F are compared during the first cycle and the condition code is set if the signs are not the same. |
| Condition Code | \bullet 0 — operands are equal. |
| | 1 — first operand low. 2 — first operand high. 3 — not used. |
| Timing | • t (μ sec) = 19.5 + 1.5N ₁ + 2.25N ₂ where: N ₁ = number of bytes in first operand. N ₂ = number of bytes in second operand. |

| Compare Decimal (CP) | | | | | | | De Co |
|----------------------------|------------------------|------------------|-----------|----------------|-------|------------------|----------|
| Example | | | | | | | |
| | OP | \mathbf{L}_{1} | L_2 | B ₁ | D_1 | \mathbf{B}_{2} | D_2 |
| Instruction | F9 | 05 | 02 | 04 | 0350 | 00 | 1027 |
| | 7350 7351 0 0 0 0 6 | 7352 73 | ┍╶┼╴┰╶╇╼╴ | 355 | | | |
| | | 1 | | | | | |

Condition code setting = 1 (First operand is low).

| Compare Logical (CLC) | | | | | | | Decisio an Contr | d | | |
|-----------------------------|--|-------------------------------------|------------------|------------|----------------|------------|------------------------|----|--|--|
| General Description | \blacklozenge This instruction binarily compares two operands of equal lengths and indicates the result of the comparison by a specific condition code. The binary digits of the first operand are compared (left to right) with the binary digits of the second operand. This instruction terminates when an inequality is found. | | | | | | | | | |
| Format | | 88412412OPL B_1 D_1 B_2 D_2 | | | | | | | | |
| | $OP = (D5)_{16}$ | | | | | | | | | |
| | | | of bytes | minus on | e to be (| compared | | | | |
| | | | | the MSD | | | | | | |
| | ${ m B_{2}/ m D_{2}}$ – | – HSM loc | eation of | the MSD | of the s | second op | perand. | | | |
| Direction of Operation | ♦ Left to | right. | | | | | | | | |
| Outline of Operation | • The contents of the general register, specified by B_1 , is added to the contents of D_1 to obtain the location of the leftmost byte in the first operand to be compared. The second address is obtained in a similar manner except that D_2 and B_2 are used. The B_1/D_1 address is placed in the A register; the B_2/D_2 address is placed in the B register. The byte specified by the B register is placed in the G register. The byte specified by the A register is placed in the F register. G and F are compared bit-by-bit in the comparator circuit. If an inequality is found, the condition code is set to 1 or 2; i.e., first operand low will set condition code to 1, and first operand high will set condition code to 2. The instruction is then terminated by the inequality. If the bits compared were equal, the contents of L are decremented by one. If $L = (FF)_{16}$, the instruction is terminated, and the condition code is set to zero to indicate | | | | | | | | | |
| | equal oper | | | | | | | | | |
| Condition Code | | erands are st operand | - | | | | | | | |
| | | st operand | | | | | | | | |
| | 3 - no | | 15 111811 | • | | | | | | |
| | | | | | | | | | | |
| Timing | |) = 14.5 + | | hytes com | nared het | fore and i | nequality occur | ra | | |
| Example | witer | c. b - nc | under of | by tes com | pareu bei | lore and i | inequality occur | | | |
| Example | OP | \mathbf{L} | \mathbf{B}_{1} | D_1 | \mathbf{B}_2 | D_2 | | | | |
| Instruction | D5 | 0002 | 03 | 0096 | 04 | 0400 | | | | |
| | | egister 3 d egister 4 d | | | L <u></u> | <u>k</u> | | | | |

Compare Logical (CLC)

> Example (Cont'd)

| 2096 | 2097 | 2098 | | |
|-----------|-----------|-----------|--|--|
| Α | В | С | | |
| 1100 0001 | 1100 0010 | 1100 0011 | | |

HSM before and after execution

| 3400 | 3401 | 3402 | | |
|-----------|-----------|-----------|--|--|
| 1 | 2 | 3 | | |
| 1100 0001 | 1111 0010 | 1111 0011 | | |

First operand is low — condition code = 1.

53

Decision and Control

| Set P ₂ Register (STP2) | | | | | Decision and Control |
|--|--|--|--|---|---|
| General Description | the Proce | ssing Stat ddress. Co | e. The P _s ontrol is t | ₂ counter ransferreo | control from the Interrupt State to is loaded with a value in the first d to the P_1 counter. It also restores |
| Format | OP | 8 M | 8 B ₁ | 4 | 12 D ₁ |
| | М - | — (82) ₁₆ — not use — value to | | d in the p | program counter (P_2) . |
| Outline of Operation | when con indicators to the cor into reser transferre (locations | trol was t . The cont itents of I ved memo ed to the . 40 and . | transferred ents of the D_1 to obtain D_2 to obtain D_1 to obtain D_2 to obtain D_1 to obtain D_1 to obtain D_2 | ed to the ne general in the B ₁ / ons 44 and on specifie | I in reserved memory location 41 P_2 state, resets the condition code register, specified by B_1 , are added $(D_1$ address. This address is loaded I 45 (P_2 counter). Control is then I by the program counter for P_1 cuted in the <i>Processing State</i> (P_1). |
| Condition Code | ♦ Set by | reserved | memory | location 4 | 13. |
| Timing | ♦ t (µse | c) $= 12.75$ | | | |
| Example | | | _ | _ | |
| Instruction | OP (82) ₁₆ | (00) ₁₆ | B ₁ 04 | D ₁ 0500 | 1 |
| | | egister 4 | l | | |
| HSM before | 0042 | 0043 | 0044 | 0045 | |
| execution | 1 | 2 | X | X | $\left[(09C4)_{16} = (2500)_{10} \right]$ |
| | 0042 | 0043 | 0044 | 0045 | ן |
| | 1 | 2 | (09) ₁₆ | (C4) ₁₆ |] |
| | Control is | transferr | ed to the | instructio | on specified by the P_1 counter. |

| Test Under Mask (TM) | | | | | Decision and Control | | |
|----------------------------|--|------------------------|----------------------------|-----------------------|---|--|--|
| General Description | | by the cond | dition code | e. The byt | and indicates the result e indicated by the second /te (first operand). | | |
| Format | OP M | | 1 | 12 D ₂ | | | |
| | $OP - (91)_{16}$ | | | | | | |
| | M — mask bj | yte to indi | cate which | n bits are | to be tested for a one bit. | | |
| | B_2/D_2 — HSM lo | ocation of | the byte | to be tes | ted. | | |
| Outline of Operation | • The contents of the general register, specified by B_2 , are added to the contents of D_2 to obtain the B_2/D_2 address of the byte to be tested. The B_2/D_2 address is placed in the B register. | | | | | | |
| | mask is contained i bit is ignored. If th | in the L r e masked | egister. If bit is one, | the mask the statu | ed in the G register. The a bit is zero, the storage s of the storage bit is set antil all eight bits have | | |
| Condition Code | • 0 — selected bits | s are all z | eros; mas | sk is all z | ero. | | |
| | 1 — selected bits | s are mixe | ed zeros a | nd ones. | | | |
| | 2 - not used. | | | | | | |
| | 3 — selected bits | s are all o | ones. | | | | |
| Timing | • t (μ sec) = 10.5 | | | | | | |
| Example | | | | | | | |
| - | OP M | B ₂ | D ₂ | | | | |
| Instruction | 91 0033 | 09 | 0094 | | | | |
| | General register 9 $M = (0033)_{10} = (00)$ | | | | | | |
| | Location $6094 = (6$ | | | | | | |
| | M indicates to chec | - | | | 1 to 0 condition code | | |

Because bits 2° and 2° at location 6094 are equal to 0, condition code zero is set.

| Load Multiple (LM) | | | | | | Decision and Control | | | | |
|--------------------------|---|---------------------------|---|----------------|-------------------|--|--|--|--|--|
| General Description | ◆ This instruction loads a set of contiguous general registers, starting with the one specified by the first address and ending with the third address, with operands from storage. The second address specifies the storage location of the first operand (word) to be loaded into the general registers. | | | | | | | | | |
| Format | OP | 8 4 R ₁ | $\begin{array}{c c} 4 & 4 \\ R_3 & B_2 \end{array}$ | | 12 D ₂ | | | | | |
| | OP - | — (98) ₁₆ | | | | | | | | |
| | R ₁ - | — specifies | s the first | general | register to | be loaded. | | | | |
| | } | | | | | be loaded. | | | | |
| | B_2/D_2 | | ocation of t e first gen | | | ord) that is to be loaded | | | | |
| Outline of Operation | • The contents of the general register, specified by B_2 , are added to the contents of D_2 to obtain the B_2/D_2 address of the first operand (word). The loading places the first word (32 bits) from storage into the first general register specified by R_1 ; the next sequential word (32 bits) into the next sequential register; etc. This loading continues until the general register specified by R_3 has been loaded. | | | | | | | | | |
| Condition Code | ♦ Uncha | nged. | | | | | | | | |
| Timing | | c) = 9 + 3 re: R = n | | general r | registers t | o be loaded. | | | | |
| Special Conditions |) | | | | - | R_3 must be greater than cified by R_1 . | | | | |
| | 2. While only the low-order 16 bits are used in the general registers one through 15, a complete 32-bit word is loaded from storage into the general register. | | | | | | | | | |
| | 3. The HSM location addressed by the B_2/D_2 address components must be on an even-word boundary. | | | | | | | | | |
| | | neral regis er 24 bits | | 0) is the | Timer re | gister and uses the low- | | | | |
| Example | | | | | | | | | | |
| . | OP | R_1 | \mathbf{R}_{3} | \mathbf{B}_2 | D_2 | | | | | |
| Instruction | 98 | 03 | 05 | 02 | 0000 | | | | | |
| | General r | register 2 | contains (| 00 00 07 | $(D0)_{16} =$ | (2000) 10. | | | | |
| | | | contains (| | | | | | | |
| | General | paistor 1. | contains (| 'AA AA AT |) 60) | | | | | |

General register 4 contains (00 00 0D 60)16. General register 5 contains (00 00 0C 4D) $_{16}$. Location 2000-2003 contains (00 00 50 00)16. Location 2004-2007 contains (00 00 65 00)18. Location 2008-2011 contains (00 00 05 00)16.

| Load Multiple (LM) | | Decision and Control |
|--------------------------|---|----------------------------|
| Example | Execution of this instruction causes the following to occur: | |
| (Cont'd) | General register 3 now contains (00 00 50 00)16. | |
| | General register 4 now contains (00 00 65 00)16. | |
| | General register 5 now contains (00 00 05 00) ₁₆ . | |

| Store Multiple (STM) | Decision and Control | | | |
|----------------------------|--|--|--|--|
| General Description | ◆ This instruction stores a set of contiguous general registers, starting with the one specified by the first address and ending with the third address, into HSM locations starting with the second address. | | | |
| Format | $\begin{array}{ c c c c c c c }\hline & 8 & 4 & 4 & 4 & 4 & 12 \\ \hline OP & R_1 & R_3 & B_2 & D_2 & \\ \hline OP & (90)_{16} & & \\ \hline R_1 & - \text{ specifies the first general register that is to be stored.} \\ \hline R_3 & - \text{ specifies the last general register that is to be stored.} \\ \hline B_2/D_2 & - & \text{HSM location where the first general register is to be stored.} \end{array}$ | | | |
| Outline of Operation | • The contents of the general register, specified by B_2 , are added to the contents of D_2 to obtain the location where the first general register, specified by R_1 , is to be stored. The registers are stored in ascending order starting with R_1 and continuing through R_3 . All 32 bits of the register are stored. | | | |
| Condition Code | • Unchanged. | | | |
| Timing | • t (μ sec) = 9 + 3.75R where: R = number of general registers to be stored. | | | |
| Special Conditions | 1. The number of the register specified by R_3 must be greater than or equal to the number of the register specied by R_1 . | | | |
| | 2. A complete 32-bit word is stored from each general register. | | | |
| | 3. The HSM location addressed by the B_2/D_2 address components must be on an even-word boundary. | | | |
| Example | | | | |
| | $OP \qquad R_1 \qquad R_3 \qquad B_2 \qquad D_2$ | | | |
| Instruction | 90 03 05 02 0000 | | | |
| | General register 2 contains $(00\ 00\ 07\ D0)_{16} = (2000)_{10}$. General register 3 contains $(00\ 00\ 00\ 00)_{16}$. General register 4 contains $(00\ 00\ 0D\ 60)_{16}$. General register 5 contains $(00\ 00\ 0C\ 4D)_{16}$. Location 2000-2003 contains $(00\ 00\ 50\ 00)_{16}$. Location 2004-2007 contains $(00\ 00\ 65\ 00)_{16}$. Execution of this instruction causes the following to occur: Location 2000-2003 now contains $(00\ 00\ 00\ 00)_{16}$. Location 2004-2007 now contains $(00\ 00\ 0D\ 60)_{16}$. Location 2004-2007 now contains $(00\ 00\ 0D\ 60)_{16}$. Location 2004-2007 now contains $(00\ 00\ 0D\ 60)_{16}$. | | | |

| Halt and Branch (HB) General Description | Decision and Control ◆ This instruction stops the computer immediately. Depressing the START button causes control to transfer to the instruction specified by B₂/D₂. | | | |
|---|---|--|--|--|
| Format | М | | | |
| | $\begin{array}{ c c c c c c }\hline & 8 & 8 & 8 & 4 & 12 \\ \hline OP & M & B_2 & D_2 \\ \hline OP & (81)_{16} \\ M & - \text{ any eight-bit byte to identify the halt.} \\ B_2/D_2 & - \text{HSM address of the next instruction to be executed when the START button on the console is depressed.} \end{array}$ | | | |
| Outline of Operation | • The computer is halted. Upon depression of the START button, opera- tion continues at the address specified by the B_2/D_2 address. Notes: | | | |
| | 1. If this instruction is executed while input/output operations are in progress, the input/output operations will be completed before the computer comes to a halt. | | | |
| | 2. The P counter is not loaded with the branch address until the START button is depressed. While the machine is halted, the P counter is loaded with the branch address of the byte following the Halt and Branch instruction. | | | |
| Condition Code | • Unchanged. | | | |
| Timing | • t (μsec) = 1.5 | | | |

| Read Forward (RDF) | Input/Output | | | | |
|------------------------|--|--|--|--|--|
| General Description | \blacklozenge This instruction transfers information from the selected device, via the designated trunk, into high-speed memory. | | | | |
| Format | $ \begin{array}{ c c c c c c c c c } \hline & 8 & 4 & 4 & 4 & 12 & 4 & 12 \\ \hline OP & T & U & B_1 & D_1 & B_2 & D_2 \\ \hline \end{array} $ | | | | |
| | OP — (E5)₁₆ *T — trunk number (0-7). *U — device number. B₁/D₁ — HSM location to receive the first byte transferred from the selected device. B₂/D₂ — HSM location of the last byte to be transferred from the selected device. | | | | |
| | Note: A Read Auxiliary instruction of the RCA 70/15 is treated by the $70/25$ as a Read Forward instruction. The D ₁ address, ignored by the 70/15, is used by the 70/25 to determine D ₁ final. It will not cause an operation code trap interrupt. | | | | |
| Direction of Operation | • Left to right. | | | | |
| Outline of Operation | • The contents of the general register, specified by B_1 , are added to the contents of D_1 to obtain the B_1/D_1 address which specifies the initial storage location of the information to be transferred. The contents of the general register, specified by B_2 , are added to the contents of D_2 to obtain the B_2/D_2 address, which specifies the terminal address of the instruction. | | | | |
| | The B_1/D_1 address is placed in the A register-I/0; the B_2/D_2 address is placed in the B register-I/0. The contents of the A register are incre- mented by one for each byte read until there is an A-B register equality, at which time the instruction terminates. | | | | |
| | Upon completion of this instruction, the final D_1 address plus one will be available in the proper area reserved in memory for the particular trunk referenced. If the B register specifies an address greater than the actual transfer of information, the device terminates the instruction. | | | | |
| Condition Code | \bullet 0 — instruction accepted. | | | | |
| | 1 — device inop e rable. | | | | |
| | 2 - interrupt pending. | | | | |
| | 3 — reserved for future expansion. | | | | |
| Interrupt Action | • A termination interrupt occurs at the completion of this instruction provided that the interrupt mask for the addressed trunk is set to one (interrupt permitted). | | | | |
| | * If this instruction is addressed to a device on the multiplexor channel, the format for T and U is as follows: 1. The leftmost bit of the T field is a one (1). •2. The remaining bits of the T field plus the U field (7 bits) designate the device number (13-127). | | | | |

Read Reverse (RDR)

| Format | | | | | | |
|------------------------|--|---|--|--|--|---|
| | 8 0P | T T | $\begin{bmatrix} 4 & 4 \\ 0 & B_1 \end{bmatrix}$ | 12 D ₁ | | 12 D ₂ |
| | $OP - (E2)_{16}$ | | | | | |
| | *T — | T = trunk number. | | | | |
| | *U | device nu | mber. | | | |
| | B_1/D_1 | HSM loca selected of | | eceive the first b | yte transf | erred from the |
| | ${ m B_2/D_2}$ — | B_2/D_2 — HSM location to receive the last byte transferred from the selected device. | | | | |
| Direction of Operation | ♦ Right to | left | | | | |
| Outline of Operation | contents of location of register, sp | D ₁ to obtain the inform pecified by | in the $B_1/2$ nation to B_2 , are a | register, specifie D_1 address which be transferred. The added to the com- he terminal addre | specifies th he content tents of D | le initial storage s of the general D_2 to obtain the |
| | placed in th | e B registe each byte | er-I/0. The read unt | in the A register e contents of the A il there is A-B r es. | A register a | are decremented |
| | be availabl trunk refer | e in the p enced. If t | proper are he B regis | truction, the final ea reserved in m ster specifies an a evice terminates | emory for ddress less | the particular than the actual |
| Condition Code | ◆ 0 — inst | ruction ac | cepted. | | | |
| | 1 — dev | ice inopera | able. | | | |
| | 2 — interrupt pending. | | | | | |
| | 3 — rese | erved for | future ex | pansion. | | |
| Interrupt Action | | at the int | æ rrupt m | curs at the comp ask for the addr | | |
| | T and U is a | as follows: | | a device on the multi | plexor chan | nel, the format for |
| | 2. The re | ftmost bit of emaining bit r (13-127). | | is a one (1). field plus the U field | l (7 bits) de | esignate the device |

| Write (WR) | | | | | | | Input/C | Dutput |
|------------------------|---|---|---------------------|---------------------------------|---------|----------------------|----------------|--------|
| General Description | • This instruct the designated | | | | | high-spee | ed memor | y, via |
| Format | OP T | 4 4 U | 4 B ₁ | D_1 | 12 | \mathbf{B}_{2}^{4} | \mathbf{D}_2 | 12 |
| | $OP - (E3)$ $*T - trun$ $*U - devi$ $B_1/D_1 - HS1$ $devi$ $B_2/D_2 - HS3$ $devi$ | ik numb ce numl M locatio ce. M locatio | per. on of th | | | | | |
| Direction of Operation | ◆ Left to right | | | | | | | |
| Outline of Operation | • The contents of the general register, specified by B_1 , are added to the contents of D_1 to obtain the B_1/D_1 address which specifies the initial location to be transferred. The contents of the general register, specified by B_2 , are added to the contents of D_2 to obtain the B_2/D_2 address which specifies the terminating location. | | | | | | | |
| | The B_1/D_1 a is placed in the mented for each at which time th | B regis byte tr | ter-I/0 ansfer | red until ther | s of th | he A reg | ister are | incre- |
| | Upon comple be available in trunk reference | the pro | | struction, the ea reserved i | | | | |
| Condition Code | • 0 — instructi | on accep | oted. | | | | | |
| | 1 - device in | operabl | е. | | | | | |
| | 2 — interrupt pending. | | | | | | | |
| | 3 - reserved | for fut | ure ex | pansion. | | | | |
| Interrupt Action | ◆ A terminatio provided that th (interrupt perm | ie intern | | | | | | |
| | * If this instruction T and U is as follo 1. The leftmost 2. The remaini number (13- | ows: bit of the ng bits of | T field | | | | | |

Write Control (WRC)

General Description

• This instruction sends control information from high-speed memory, via the designated trunk, to the selected device. The exact control information sent is defined in the Spectra 70 input/output supplementary publications for the individual devices.

| Format | | | | | | |
|------------------------|--|--|--|--|--|--|
| | $\begin{array}{ c c c c c c c c } \hline & 8 & 4 & 4 & 4 & 4 & 12 & 12 \\ \hline OP & T & U & B_1 & B_2 & D_1 & D_2 & \\ \hline \end{array}$ | | | | | |
| | $OP = (E7)_{16}$ | | | | | |
| | *T — trunk number. | | | | | |
| | *U — device number. | | | | | |
| | B_1/D_1 — HSM location of the initial byte containing the control information. | | | | | |
| | B_2/D_2 — HSM location of the last byte containing the control information. | | | | | |
| | <i>Note:</i> Bit configurations for particular control bytes are defined in the Spectra 70 I/O supplementary publications for the individual devices. | | | | | |
| Direction of Operation | • Left to right. | | | | | |
| Outline of Operation | • The contents of the general register, specified by B_1 , are added to the contents of D_1 to obtain the B_1/D_1 address which is the starting location of the control information. The contents of the general register, specified by B_2 , are added to the contents of D_2 to obtain the B_2/D_2 address which is the terminating location of control information. | | | | | |
| | The B_1/D_1 address is placed in the A register-I/0; the B_2/D_2 address is placed in the B register-I/0. The contents of the A register are incre- mented by one for each byte transferred until there is an A-B register equality, at which time the instruction terminates. The device terminates this instruction if it receives the required number of control bytes prior to A-B register equality. | | | | | |
| | Upon completion of this instruction, the final D_1 address plus one will be available in the proper area reserved in memory for the particular trunk referenced. | | | | | |
| Condition Code | • 0 — instruction accepted. | | | | | |
| | 1 — device inoperable. | | | | | |
| | 2 — interrupt pending. | | | | | |
| | 3 — reserved for future expansion. | | | | | |
| Interrupt Action | ◆ A termination interrupt occurs at the completion of this instruction provided that the interrupt mask for the addressed trunk is set to one (interrupt permitted). | | | | | |
| | * If this instruction is addressed to a device on the multiplexor channel, the format for T and U is as follows: 1. The leftmost bit of the T field is a one (1). 2. The remaining bits of the T field plus the U field (7 bits) designate the device number (12, 127) | | | | | |

number (13-127).

| Write Erase (WRE) | Input/Output |
|-------------------------|--|
| General Description | \bullet This instruction transfers complete blanks to tape. It may be used to skip over tape flaws and is readily incorporated into rollback routines. |
| Format | $ \begin{array}{ c c c c c c c c } \hline & 8 & 4 & 4 & 4 & 12 & 4 & 12 \\ \hline OP & T & U & B_1 & D_1 & B_2 & D_2 & \\ \hline \end{array} $ |
| | OP — (E4) ₁₆ *T — trunk number. *U — device number. B_1/D_1 — HSM location of the first byte to be used to erase tape. B_2/D_2 — HSM location of the last byte to be used to erase tape. |
| Direction of Operation | • Left to right. |
| Outline of Operation | • Complete blanks, whose length is determined by the difference between the B_1/D_1 and the B_2/D_2 addresses, are transferred to tape. |
| | Upon completion of this instruction the final D_1 address plus one is stored in the reserved area in memory for the referenced trunk. It is not necessary to have the respective memory locations contain blanks since this instruction actually creates a gap by degaussing the tape. |
| Condition Code | • 0 — instruction accepted. |
| | 1 — device inoperable. |
| | 2 — interrupt pending. |
| | 3 — reserved for future expansion. |
| Interrupt Action | • A termination interrupt occurs at the completion of this instruction provided that the interrupt mask for the addressed trunk is set to one (interrupt permitted). |
| | * If this instruction is addressed to a device on the multiplexor channel, the format for T and U is as follows: The leftmost bit of the T field is a one (1). The remaining bits of the T field plus the U field (7 bits) designate the device number (13-127). |

Sense (IOS)

| <u> </u> | | | | |
|------------------------|---|--|--|--|
| General Description | • This instruction places status information in high-speed memory. The exact status sent is defined in the input/output supplements for the individual units. | | | |
| Format | $\begin{array}{ c c c c c c c c c c c c c c c c c c c$ | | | |
| | OP (E1) ₁₆ | | | |
| | *T — trunk number (0-7). | | | |
| | *U — device number. | | | |
| | B_1/D_1 — HSM location to receive first byte of status information. | | | |
| | B_2/D_2 — HSM location to receive last byte of status information. | | | |
| Direction of Operation | • Left to right. | | | |
| Outline of Operation | • When the selected device is available (control and device are not busy) the Sense instruction is performed and status information about the selected device is transferred to high-speed memory. The Sense instruction resets all bits in the sense byte and 2^1 and 2^2 bits of the standard device byte. The Sense instruction does not cause a termination interrupt. No processing is allowed for the duration of the Sense instruction. Upon completion of this instruction, the final D_1 address plus one is available in the proper area reserved in memory for the particular trunk referenced. | | | |
| | Notes: | | | |
| | 1. If an interrupt is pending on the addressed trunk, this instruction is not executed. | | | |
| | 2. If the device addressed fails to respond (inoperable), this instruction is not executed. If the device is mechanically inoperable only, this instruction is executed. | | | |
| Condition Code | \bullet 0 — instruction accepted. | | | |
| | 1 — device inoperable. | | | |
| | 2 — interrupt pending. | | | |
| | 3 — reserved for future expansion. | | | |
| | * If this instruction is addressed to a device on the multiplexor channel, the format for T and U is as follows: | | | |
| | 1. The leftmost bit of the T field is a one (1). | | | |

2. The remaining bits of the T field plus the U field (7 bits) designate the device number (13-127).

| Post Status (PS) | Input/Output |
|------------------------|--|
| General Description | ◆ This instruction stores the standard device byte in the input/output reserved memory location for the selected trunk. The standard device byte provides information to the programmer as to the status of the device upon completion of an input/output operation. |
| Format | $\begin{array}{ c c c c c c c c }\hline \hline 0P & T & U & B_2 & D_2 \\ \hline OP & T & U & B_2 & D_2 \\ \hline OP & - (66)_{16} & & \\ *T & - trunk number (0-7). & & \\ *U & - device number. & \\ & Definition of standard device byte: & & \\ & 2^0 & - not applicable. & \\ & 2^1 & - device inoperable. & \\ & 2^2 & - secondary indicator. & \\ & 2^3 & - device end. & \\ & 2^4 & - not applicable. & \\ & 2^5 & - not applicable. & \\ & 2^6 & - interrupt pending (termination). & \\ & 2^7 & - external device request interrupt pending. & \\ \hline \end{array}$ |
| | ${\rm B_2/D_2}$ — HSM location of next instruction to be executed if the device referenced is busy. |
| Direction of Operation | • Not applicable. |
| Outline of Operation | The standard device byte is sent to the reserved location for the addressed trunk for interrogation by the programmer. Post Status does not cause a termination interrupt. No processing is allowed for the duration of the Post Status instruction. Notes: This instruction is performed if the device addressed is inoperable. This instruction resets the 2⁶ and 2⁷ bits of the standard device byte. |
| Condition Code | • $0 - instruction$ accepted. |
| | 1 — device inoperable. |
| | 2 — interrupt pending. |
| | 3 — reserved for future expansion. |
| | * If this instruction is addressed to a device on the multiplexor channel, the format for T and U is as follows: 1. The leftmost bit of the T field is a one (1). 2. The remaining bits of the T field plus the U field (7 bits) designate the device number (13-127). |
| | |
Data Handling, Arithmetic and Decision Instructions

| 07 | | | 8 | 15 | 16 31 | 32 47 | | | | |
|----|----------|---------------------|--|---|---|---|---------------|---|-----------|--------------|
| Ор | Mnemonic | Instruction | 8 11 L ₁ | L 12 15 L ₂ | B1/D1 | B ₂ /D ₂ | Cond. Code | Condition Code Settings | Operation | Page Ref. |
| D2 | MVC | Move | Length of the by B_1/D_1 and | | Leftmost address of receiving field | Leftmost address of sending field | No | | L to R | 21 |
| DE | ED | Edit | Length of the by B_1/D_1 and | | Leftmost address of edit mask and result | Leftmost address of field to be edited | Yes | $\begin{array}{l} 0 \longrightarrow \text{Result} = \text{Zero} \\ 1 \longrightarrow \text{Result} < \text{Zero} \\ 2 \longrightarrow \text{Result} > \text{Zero} \\ 3 \longrightarrow \text{Not} \text{ used} \end{array}$ | L to R | 22 |
| F2 | PACK | Pack | Length of the field addressed by B_1/D_1 | Length of the field addressed by B ₂ /D ₂ | Leftmost address of field to receive packed data | Leftmost address of zoned data field | No | | R to L | 24 |
| F3 | UNPK | Unpack | Length of the field addressed by B_1/D_1 | | Leftmost address of field to receive zoned data | Leftmost address of packed data field | No | | R to L | 26 |
| DC | TR | Translate | Length of the by B_1/D_1 and | field addressed B ₂ /D ₂ | Leftmost address of field to be translated and result | Leftmost address of translate table | No | | L to R | 28 |
| FA | АР | Add Decimal | Length of the field addressed by B_1/D_1 | Length of the field addressed by B ₂ /D ₂ | Leftmost address of augend and sum | Leftmost address of addend | Yes | $\begin{array}{l} 0 - Sum = Zero \\ 1 - Sum < Zero \\ 2 - Sum > Zero \\ 3 - Overflow \end{array}$ | R to L | 30 |
| F6 | AB | Add Binary | Length of the field addressed by B_1/D_1 | | Leftmost address of augend and sum | Leftmost address of addend | Yes | $\begin{array}{l} 0 - \mathrm{Sum} = \mathrm{Zero} \\ 1 - \mathrm{Not} \ \mathrm{used} \\ 2 - \mathrm{Sum} > \mathrm{Zero} \\ 3 - \mathrm{Overflow} \end{array}$ | R to L | 32 |
| FB | SP | Subtract Decimal | Length of the field addressed by B_1/D_1 | 0 | Leftmost address of minuend and difference | Leftmost address of subtrahend | Yes | $\begin{array}{l} 0 - Diff = Zero \\ 1 - Diff < Zero \\ 2 - Diff > Zero \\ 3 - Overflow \end{array}$ | R to L | 34 |

Notes:

1. Length is always the total number of bytes minus one.

2. All bits not used must be zeros.

Data Handling, Arithmetic and Decision Instructions (Cont'd)

| 7 | | | 8 | 15 | 16 31 | 32 47 | | | | |
|----|----------|---------------------|--|---|--|---------------------------------------|---------------|---|-----------|--------------|
| Ор | Mnemonic | Instruction | 8 11 L ₁ | L 12 15 L ₂ | B1/D1 | B_2/D_2 | Cond. Code | Condition Code Settings | Operation | Page Ref. |
| F7 | SB | Subtract Binary | Length of the field addressed by B_1/D_1 | 0 | Leftmost address of minuend and difference | Leftmost address of subtrahend | Yes | $\begin{array}{l} 0 & \text{ Diff} = \text{Zero} \\ 1 & \text{ Diff} < \text{Zero} \\ 2 & \text{ Diff} > \text{Zero} \\ 3 & \text{ Not used} \end{array}$ | R to L | 36 |
| FC | МР | Multiply Decimal | Length of the field addressed by B_1/D_1 | Length of the field addressed by B_2/D_2 | Leftmost address of multiplicand and product | Leftmost address of multiplier | No | | R to L | 38 |
| FD | DP | Divide Decimal | Length of the field addressed by B_1/D_1 | Length of the field addressed by B ₂ /D ₂ | Leftmost address of dividend and quotient | Leftmost address of divisor | No | | R to L | 40 |
| D4 | NC | Logical And | Length of the by B_1/D_1 and | field addressed B_2/D_2 | Leftmost address of first operand and result | Leftmost address of second operand | Yes | 0 - Result = Zero $1 - \text{Result} \neq \text{Zero}$ 2 - Not used 3 - Not used | L to R | 42 |
| D6 | OC | Logical Or | Length of the by B_1/D_1 and | field addressed B_2/D_2 | Leftmost address of first operand and result | Leftmost address of second operand | Yes | 0 - Result = Zero $1 - \text{Result} \neq \text{Zero}$ 2 - Not used 3 - Not used | L to R | 43 |
| D7 | XC | Exclusive Or | Length of the by B_1/D_1 and | field addressed B ₂ /D ₂ | Leftmost address of first operand and result | Leftmost address of second operand | Yes | 0 - Result = zero $1 - \text{Result} \neq \text{Zero}$ 2 - Not used 3 - Not used | L to R | 44 |
| F9 | СР | Compare Decimal | Length of the field addressed by B_1/D_1 | Length of the field addressed by B ₂ /D ₂ | Leftmost address of first operand | Leftmost address of second operand | Yes | $\begin{array}{l} 0 - D_1 = D_2 \\ 1 - D_1 < D_2 \\ 2 - D_1 > D_2 \\ 3 - \text{Not used} \end{array}$ | R to L | 50 |
| D5 | CLC | Compare Logical | Length of the by B_1/D_1 and | field addressed B ₂ /D ₂ | Leftmost address of first operand | Leftmost address of second operand | Yes | $\begin{array}{l} 0 = D_1 = D_2 \\ 1 = D_1 < D_2 \\ 2 = D_1 > D_2 \\ 3 = \text{Not used} \end{array}$ | L to R | 52 |

Notes:

1. Length is always the total number of bytes minus one.

2. All bits not used must be zeros.

Control Instructions

| 0 7 | | | 8 | 15 | 16 31 | | | |
|-----|----------|--------------------------------|--|---|--|---------------|---|--------------|
| Ор | Mnemonic | Instruction | R1 | A R _x | B1/D1 | Cond. Code | Condition Code Settings | Page Ref. |
| 47 | BC | Branch on Condition | High-order four dition code to be | | Address of next Instruction if condition is present | No | | 45 |
| 45 | BAL | Branch and Link | High-order four register that wil tents of P count | l contain con- | Address of the next instruction to be executed | No | | 46 |
| 05 | BALR | Branch and Link | Register in which the P counter is to be stored | Register that contains the address of the next instruction to be executed | | | | 47 |
| 46 | BCT | Branch on Count | High-order four register that con | | Address of the next instruction if count is <i>not</i> zero | No | | 48 |
| 82 | STP2 | Set P ₂ Register | Not used | | Value to be placed in P_2 counter | No | | 54 |
| 91 | ТМ | Test Under Mask | Mask to be com data | pared against | Address of data byte to be compared | Yes | 0 — Selected bits all zero; Mask all zero 1 — Selected bits both zero and one 3 — Selected bits all one | 55 |
| 98 | LM | Load Multiple | Address of first register to be loaded | Address of last register to be loaded | Leftmost address of the loca- tions to be loaded into the registers | No | | 56 |
| 90 | STM | Store Multiple | Address of first register to be stored | Address of last register to be stored | Leftmost address of the loca- tions to receive the contents of the registers | No | | 58 |
| 81 | НВ | Halt and Branch | Any eight-bit coo halt | de to identify the | Address of next instruction to be executed when Start button is depressed | No | | 59 |

Note:

All bits not used must be zeros.

Input/Output Instructions

| 07 | | | 8 11 | 12 15 | 1631 | 32 47 | | | | | |
|----|----------|------------------|-----------------|------------------|---|--|---------------|--|--|-------------------|--------------|
| Ор | Mnemonic | Instruction | т | U | B1/D1 | B_2/D_2 | Cond. Code | Cond. Code Settings | Remarks | Operation | Page Ref. |
| E5 | RDF | Read Forward | Trunk number | Device number | Address to receive first character | Address to receive last character | Yes | 0 — Instruction accepted 1 — Device inoperable 2 — Interrupt pending 3 — Not used | | L to R | 60 |
| E2 | RDR | Read Reverse | Trunk number | Device number | Address to receive first character | Address to receive last character | Yes | 0 — Instruction accepted 1 — Device inoperable 2 — Interrupt pending 3 — Not used | | R to L | 61 |
| E3 | WR | Write | Trunk number | Device number | Address of first character to be written | Address of last character to be written | Yes | 0 — Instruction accepted 1 — Device inoperable 2 — Interrupt pending 3 — Not used | | L to R | 62 |
| E7 | WRC | Write Control | Trunk number | Device number | Address of first character to be written | Address of last character to be written | Yes | 0 — Instruction accepted 1 — Device inoperable 2 — Interrupt pending 3 — Not used | | L to R | 63 |
| E4 | WRE | Write Erase | Trunk number | Device number | Address of first character to be erased | Address of last character to be erased | Yes | 0 — Instruction accepted 1 — Device inoperable 2 — Interrupt pending 3 — Not used | Length of erase determined by difference be- tween B_1/D_1 and B_2/D_2 | L to R | 64 |
| E1 | IOS | Sense | Trunk number | Device number | Address to re- ceive first char- acter of status information | Address to re- ceive last char- acter of status information | Yes | 0 — Instruction accepted 1 — Device inoperable 2 — Interrupt pending 3 — Not used | | L to R | 65 |
| 66 | PS | Post Status | Trunk number | Device number | Address of next instruction to be executed if selected device is busy | Not used | Yes | 0 — Instruction accepted 1 — Device inoperable 2 — Interrupt pending 3 — Not used | | Not Applicable | 66 |

Note:

All bits not used must be zeros.

APPENDIX B

Instruction Timing Summary

| Instruction | Staticizing (µs) | Execution (μs) |
|---|---------------------|---|
| DATA HANDLING INSTRUCTIONS | | |
| Edit | 13.5 | 1.5(2I + 2F + 2.5D) |
| Move | 13.5 | 3W + 3B |
| Pack | 13.5 | $6 + 1.5 N_1 + 3 N_2$ |
| Unpack | 13.5 | $7.5 + 3N_1 + 1.5N_2$ |
| Translate | 13.5 | 6.75N |
| ARITHMETIC INSTRUCTIONS Add Binary | 13.5 | $8.25 + 2.25 \mathrm{N_1} + 1.5 \mathrm{N_2}$ |
| Add Decimal | 13.5 | $8.25 + 2.25 \mathrm{N}_1 + 1.5 \mathrm{N}_2$ |
| Subtract Binary | 13.5 | $8.25 + 2.25 N_1 + 1.5 N_2$ |
| Subtract Decimal | 13.5 | $8.25 + 2.25 \mathrm{N_1} + 1.5 \mathrm{N_2}$ |
| Multiply Decimal | 13.5 | $\begin{array}{c} 12.75 + 9\mathrm{N}_1 - 1.5\mathrm{N}_2 + \\ \mathrm{C} \ [3.75 \ (\mathrm{N}_1 - \mathrm{N}_2) + 3] \end{array}$ |
| Divide Decimal | 13.5 | $\begin{array}{r}9+29.25\mathrm{N}_{1}-27\mathrm{N}_{2}+\\37.5\mathrm{N}_{2}\ (\mathrm{N}_{1}-\mathrm{N}_{2})\end{array}$ |
| Logical AND | 13.5 | 3.75N |
| Logical OR | 13.5 | 3.75N |
| Exclusive OR | 13.5 | 3.75N |
| DECISION AND CONTROL INSTRUCTIONS Branch and Link (BAL) | 9 | 3.75 |
| Branch and Link (BALR) | 4.5 | Branch = 6; No Branch = 2.25 |
| Branch On Condition | 9 | Branch = 2.25 ; No Branch = 0.5 |
| Branch On Count | 9 | Branch = 6.75 ; No Branch = 2.25 |
| Compare Decimal | 13.5 | $6 + 1.5 N_1 + 2.25 N_2$ |
| Compare Logical | 13.5 | 1.5 + 3B |
| Halt and Branch | 9 | 1.5 |
| Load Multiple | 9 | 3.75R |
| Set P ₂ Register | 9 | 3 |
| Store Multiple | 9 | 3.75R |
| Test Under Mask | 9 | 1.5 |
| INPUT/OUTPUT INSTRUCTIONS Post Status | 9 | Branch = 2.25; No Branch = 0.5 |
| Write Erase | 13.5 | |
| Read Forward | 13.5 | |
| Read Reverse | 13.5 | Refer to Spectra 70 input/output |
| Sense | 13.5 | supplementary publications for additional timing information |
| Write | 13.5 | automat uning internation |
| Write Control | 13.5 | |

Legend:

B — number of bytes processed (or number of bytes outside full word boundaries).

C - sum of value of multiplier digits.

D — number of digits inserted.
 F — number of fill characters inserted.
 I — number of edit symbols inserted.

N -- total number of bytes.

 N_1 — number of bytes in first operand.

 N_2 -- number of bytes in second operand.

R — number of registers.

W — number of four-byte words.

APPENDIX C

Reserved Memory Locations

| Locatio | n (Byte) | Use |
|-----------|-------------|--|
| Decimal | Hexadecimal | Use |
| 0000–0003 | 0000-0003 | Status of channel 0 |
| 0004–0007 | 0004-0007 | Status of channel 1 |
| 0008-0011 | 0008–000B | Status of channel 2 |
| 0012-0015 | 000C-000F | Status of channel 3 |
| 0016-0019 | 0010-0013 | Status of channel 4 |
| 0020-0023 | 0014–0017 | Status of channel 5 |
| 0024-0027 | 0018–001B | Status of channel 6 |
| 0028-0031 | 001C-001F | Status of channel 7 |
| 0032-0039 | 0020-0027 | Reserved for use by the processor |
| 0040-0041 | 00280029 | Program counter for Processing State (P_1) |
| 0042 | 002A | Operation code storage |
| 0043 | 002B | Condition code storage |
| 0044-0045 | 002C-002D | Program counter for Interrupt State (P_2) |
| 0046-0047 | 002E-002F | Interrupt identification |
| 0048-0049 | 0030-0031 | Interrupt mask |

Upper Memory (Byte 0 = last byte in memory)

0-59 — 15 general purpose registers

60-63 — Timer register

64-103 — Reserved for use by the processor

104 + - Multiplexor device status information (if multiplexor is present) - 8 bytes per device

APPENDIX D EXTENDED BINARY-CODED-DECIMAL INTERCHANGE CODE (EBCDIC)

| POSI | rions→01 | 0 | 0 —— | |
|-------------|----------|-----|---------------|-----|
| →23 00 (| (| 01 | 10 | 11 |
| | NULL | | | |
| 001 | | | | |
| 010 | | | | |
|)11 | | | | |
| 100 | PF | RES | BYP | PN |
| .01 | НТ | NL | \mathbf{LF} | RS |
| 110 | LC | BS | EOB | UC |
| 111 | DEL | IL | PRE | EOT |
| 000 | | | | |
|)01 | | | | |
|)10 | | | SM | |
|)11 | | | | |
| 100 | | | | |
| 101 | | | | |
| 110 | | | | |
| 111 | | | | |

Bit Positions: 0 1 2 3 4 5 6 7

Significance: 27 26 25 24 23 22 21 20

Note:

Chart is read by order of significance as designated by "Bit Positions," i.e., 0 is 2^7 bit, 1 is 2^6 bit . . . etc.

For example:

E is 11 00 0101

Control Characters:

- NULL—All Zero-Bits \mathbf{PF} — Punch Off — Horizontal Tab ΗT LC — Lower Case DEL — Delete RES - Restore NL — New Line
- BS Backspace
- IL Idle BYP Bypass
- LF Line Feed EOB End of Block PRE Prefix

- PN— Punch On — Reader Stop — Upper Case \mathbf{RS} UC EOT — End of Transmission - Set Mode SM
- Space \mathbf{SP}

APPENDIX E

CHARACTER CODES

| 8-Bit BCD Code | Character Set Punch Combination | Printer Graphics | Decimal | Hexadecimal | | 8-Bit BCD Code | Character Set Punch Combination | Printer Graphics | Decimal | Hexadec |
|----------------------|---------------------------------------|---------------------|---------|---------------|----|----------------------|---------------------------------------|---------------------|---------|------------|
| 00000000 | 12,0,9,8,1 | | 0 | 00 | | 00100110 | 0,9,6 | | 38 | 26 |
| 00000001 | 12,9,1 | | 1 | 01 | | 00100111 | 0,9,7 | | 39 | 27 |
| 00000010 | 12,9,2 | | 2 | 02 | | 00101000 | 0,9,8 | | 40 | 28 |
| 00000011 | 12,9,3 | | 3 | 03 | | 00101001 | 0,9,8,1 | | 41 | 29 |
| 00000100 | 12,9,4 | | 4 | 04 | | 00101010 | 0,9,8,2 | | 42 | 2A |
| 00000101 | 12,9,5 | | 5 | 05 | | 00101011 | 0,9,8,3 | | 43 | 2B |
| 00000110 | 12,9,6 | | 6 | 06 | | 00101100 | 0,9,8,4 | | 44 | 2C |
| 00000111 | 12,9,7 | | 7 | 07 | | 00101101 | 0,9,8,5 | | 45 | 2D |
| 00001000 | 12,9,8 | | 8 | 08 | | 00101110 | 0,9,8,6 | | 46 | 2E |
| 00001001 | 12,9,8,1 | | 9 | 09 | | 00101111 | 0,9,8,7 | | 47 | 2F |
| 00001010 | 12,9,8,2 | | 10 | 0 A | | 00110000 | 12,11,0,9,8,1 | | 48 | 30 |
| 00001011 | 12,9,8,3 | | 11 | 0 B | | 00110001 | 9,1 | | 49 | 31 |
| 00001100 | 12,9,8,4 | | 12 | 0C | | 00110010 | 9,2 | | 50 | 32 |
| 00001101 | 12,9,8,5 | | 13 | 0 D | | 00110011 | 9,3 | | 51 | 33 |
| 00001110 | 12,9,8,6 | | 14 | 0E | | 00110100 | 9,4 | | 52 | 34 |
| 00001111 | 12,9,8,7 | | 15 | 0F | | 00110101 | 9,5 | | 53 | 35 |
| 00010000 | 12,11,9,8,1 | | 16 | 10 | | 00110110 | 9,6 | | 54 | 36 |
| 00010001 | 11,9,1 | | 17 | 11 | | 00110111 | 9,7 | | 55 | 37 |
| 00010010 | 11,9,2 | | 18 | 12 | | 00111000 | 9,8 | | 56 | 38 |
| 00010011 | 11,9,3 | | 19 | 13 | | 00111001 | 9,8,1 | | 57 | 39 |
| 00010100 | 11,9,4 | | 20 | 14 | | 00111010 | 9,8,2 | | 58 | 3 A |
| 00010101 | 11,9,5 | | 21 | 15 | | 00111011 | 9,8,3 | | 59 | 3 B |
| 00010110 | 11,9,6 | | 22 | 16 | | 00111100 | 9,8,4 | | 60 | 3C |
| 00010111 | 11,9,7 | | 23 | 17 | | 00111101 | 9,8,5 | | 61 | 3D |
| 00011000 | 11,9,8 | | 24 | 18 | | 00111110 | 9,8,6 | | 62 | 3E |
| 00011001 | 11,9,8,1 | | 25 | 19 | | 00111111 | 9,8,7 | | 63 | 3F |
| 00011010 | 11,9,8,2 | | 26 | 1A | | 01000000 | | space | 64 | 40 |
| 00011011 | 11,9,8,3 | | 27 | 1B | ļļ | 01000001 | 12,0,9,1 | | 65 | 41 |
| 00011100 | 11,9,8,4 | | 28 | 1C | | 01000010 | 12,0,9,2 | | 66 | 42 |
| 00011101 | 11,9,8,5 | | 29 | 1D | | 01000011 | 12,0,9,3 | | 67 | 43 |
| 00011110 | 11,9,8,6 | | 30 | $1\mathrm{E}$ | | 01000100 | 12,0,9,4 | | 68 | 44 |
| 00011111 | 11,9,8,7 | | 31 | 1F | | 01000101 | 12,0,9,5 | | 69 | 45 |
| 00100000 | 11,0,9,8,1 | | 32 | 2 0 | | 01000110 | 12,0,9,6 | | 70 | 46 |
| 00100001 | 0,9,1 | | 33 | 21 | | 01000111 | 12,0,9,7 | | 71 | 47 |
| 00100010 | 0,9,2 | | 34 | 22 | | 01001000 | 12,0,9,8 | | 72 | 48 |
| 00100011 | 0,9,3 | | 35 | 23 | | 01001001 | 12,8,1 | | 73 | 49 |
| 00100100 | 0,9,4 | | 36 | 24 | | 01001010 | 12,8,2 | ϕ (cents) | 74 | 4A |
| 00100101 | 0,9,5 | | 37 | 2 5 | | 01001011 | 12,8,3 | . (period) | 75 | 4B |

APPENDIX E CHARACTER CODES (Cont'd)

| 8-Bit BCD Code | Character Set Punch Combination | Printer Graphics | Decimal | Hexadecimal | 8-Bit BCD Code | Character Set Punch Combination | Printer Graphics | Decimal | Hexadecime |
|----------------------|---------------------------------------|------------------------|---------|----------------|----------------------|---------------------------------------|---------------------|---------|------------|
| 01001100 | 12,8,4 | < (Less than) | 76 | 4C | 01110010 | 12,11,0,9,2 | | 114 | 72 |
| 01001101 | 12,8,5 | ((left parens) | 77 | 4D | 01110011 | 12,11,0,9,3 | | 115 | 73 |
| 01001110 | 12,8,6 | + (plus) | 78 | 4E | 01110100 | 12,11,0,9,4 | | 116 | 74 |
| 01001111 | 12,8,7 | (stroke) | 79 | 4 F | 01110101 | 12,11,0,9,5 | | 117 | 75 |
| 01010000 | .12 | & (ampersand) | 80 | 50 | 01110110 | 12,11,0,9,6 | | 118 | 76 |
| 01010001 | 12,11,9,1 | | 81 | 51 | 01110111 | 12,11,0,9,7 | | 119 | 77 |
| 01010010 | 12,11,9,2 | | 82 | 52 | 01111000 | 12,11,0,9,8 | | 120 | 78 |
| 01010011 | 12,11,9,3 | | 83 | 53 | 01111001 | 8,1 | | 121 | 79 |
| 01010100 | 12,11,9,4 | | 84 | 54 | 01111010 | 8,2 | : (colon) | 122 | 7 A |
| 01010101 | 12,11,9,5 | | 85 | 55 | 01111011 | 8,3 | # (number) | 123 | 7B |
| 01010110 | 12,11,9,6 | | 86 | 56 | 01111100 | 8,4 | @ (at rate of) | 124 | 7C |
| 01010111 | 12,11,9,7 | | 87 | 57 | 01111101 | 8,5 | ' (apostrophe) | 125 | 7D |
| 01011000 | 12,11,9,8 | | 88 | 58 | 01111110 | 8,6 | = (equal) | 126 | 7E |
| 01011001 | 11,8,1 | \wedge (logical AND) | 89 | 59 | 01111111 | 8,7 | " (quotes) | 127 | 7 F |
| 01011010 | 11,8,2 | ! (exclamation) | 90 | $5\mathbf{A}$ | 10000000 | 12,0,8,1 | | 128 | 80 |
| 01011011 | 11,8,3 | \$ (dollar sign) | 91 | $5\mathbf{B}$ | 10000001 | 12,0,1 | | 129 | 81 |
| 01011100 | 11,8,4 | * (asterisk) | 92 | 5C | 10000010 | 12,0,2 | | 130 | 82 |
| 01011101 | 11,8,5 |) (right parens) | 93 | $5\mathrm{D}$ | 10000011 | 12,0,3 | | 131 | 83 |
| 01011110 | 11,8,6 | ; (semicolon) | 94 | 5E | 10000100 | 12,0,4 | | 132 | 84 |
| 01011111 | 11,8,7 | (logical NOT) | 95 | $5\mathbf{F}$ | 10000101 | 12,0,5 | | 133 | 85 |
| 01100000 | 11 | — (minus) | 96 | 60 | 10000110 | 12,0,6 | | 134 | 86 |
| 01100001 | 0,1 | / (virgule) | 97 | 61 | 10000111 | 12,0,7 | | 135 | 87 |
| 01100010 | 11,0,9,2 | | 98 | 62 | 10001000 | 12,0,8 | | 136 | 88 |
| 01100011 | 11,0,9,3 | | 99 | 63 | 10001001 | 12,0,9 | | 137 | 89 |
| 01100100 | 11,0,9,4 | | 100 | 64 | 10001010 | 12,0,8,2 | | 138 | 8A |
| 01100101 | 11,0,9,5 | | 101 | 65 | 10001011 | 12,0,8,3 | | 139 | 8B |
| 01100110 | 11,0,9,6 | | 102 | 66 | 10001100 | 12,0,8,4 | | 140 | 8C |
| 01100111 | 11,0,9,7 | | 103 | 67 | 10001101 | 12,0,8,5 | | 141 | 8D |
| 01101000 | 11,0,9,8 | | 104 | 68 | 10001110 | 12,0,8,6 | | 142 | 8E |
| 01101001 | 0,8,1 | | 105 | 69 | 10001111 | 12,0,8,7 | | 143 | 8F |
| 01101010 | 12,11 | | 106 | 6 A | 10010000 | 12,11,8,1 | | 144 | 90 |
| 01101011 | 0,8,3 | , (comma) | 107 | 6B | 10010001 | 12,11,1 | | 145 | 91 |
| 01101100 | 0,8,4 | % (percent) | 108 | 6C | 10010010 | 12,11,2 | | 146 | 92 |
| 01101101 | 0,8,5 | (underline) | 109 | 6D | 10010011 | 12,11,3 | | 147 | 93 |
| 01101110 | 0,8,6 | > (greater than) | 110 | $6 \mathbf{E}$ | 10010100 | 12,11,4 | | 148 | 94 |
| 01101111 | 0,8,7 | ? (question mark) | 111 | 6F | 10010101 | 12,11,5 | | 149 | 95 |
| 01110000 | 12,11,0 | | 112 | 70 | 10010110 | 12,11,6 | | 150 | 96 |
| 01110001 | 12,11,0,9,1 | | 113 | 71 | 10010111 | 12,11,7 | | 151 | 97 |

APPENDIX E CHARACTER CODES (Cont'd)

| 8-Bit BCD Code | Character Set Punch Combination | Printer Graphics | Decimal | Hexadecimal | | 8-Bit BCD Code | Character Set Punch Combination | Printer Graphics | Decimal | Hexadecimal |
|----------------------|---------------------------------------|---------------------|---------|-------------|--|----------------------|---------------------------------------|---------------------|---------|-------------|
| 10011000 | 12,11,8 | | 152 | 98 | | 10111110 | 12,11,0,8,6 | | 190 | BE |
| 10011001 | 12,11,9 | | 153 | 99 | | 10111111 | 12,11,0,8,7 | | 191 | BF |
| 10011010 | 12,11,8,2 | | 154 | 9A | | 11000000 | 12,0 | | 192 | CO |
| 10011011 | 12,11,8,3 | | 155 | 9B | | 11000001 | 12,1 | Α | 193 | C1 |
| 10011100 | 12,11,8,4 | | 156 | 9C | | 11000010 | 12,2 | В | 194 | C2 |
| 10011101 | 12,11,8,5 | | 157 | 9D | | 11000011 | 12,3 | С | 195 | C3 |
| 10011110 | 12,11,8,6 | | 158 | 9 E | | 11000100 | 12,4 | D | 196 | C4 |
| 10011111 | 12,11,8,7 | | 159 | 9F | | 11000101 | 12,5 | \mathbf{E} | 197 | C5 |
| 10100000 | 11,0,8,1 | | 160 | A 0 | | 11000110 | 12,6 | F | 198 | C6 |
| 10100001 | 11,0,1 | | 161 | A1 | | 11000111 | 12,7 | G | 199 | C7 |
| 10100010 | 11,0,2 | | 162 | A2 | | 11001000 | 12,8 | н | 200 | C8 |
| 10100011 | 11,0,3 | | 163 | A3 | | 11001001 | 12,9 | Ι | 201 | C9 |
| 10100100 | 11,0,4 | | 164 | A4 | | 11001010 | 12,0,9,8,2 | | 202 | CA |
| 10100101 | 11,0,5 | | 165 | A5 | | 11001011 | 12,0,9,8,3 | | 203 | CB |
| 10100110 | 11,0,6 | | 166 | A6 | | 11001100 | 12,0,9,8,4 | | 204 | CC |
| 10100111 | 11,0,7 | | 167 | A 7 | | 11001101 | 12,0,9,8,5 | | 205 | CD |
| 10101000 | 11,0,8 | | 168 | A8 | | 11001110 | 12,0,9,8,6 | | 206 | CE |
| 10101001 | 11,0,9 | | 169 | A9 | | 11001111 | 12,0,9,8,7 | | 207 | CF |
| 10101010 | 11,0,8,2 | | 170 | AA | | 11010000 | 11,0 | | 208 | D0 |
| 10101011 | 11,0,8,3 | | 171 | AB | | 11010001 | 11,1 | J | 209 | D1 |
| 10101100 | 11,0,8,4 | | 172 | AC | | 11010010 | 11,2 | K | 210 | D2 |
| 10101101 | 11,0,8,5 | | 173 | AD | | 11010011 | 11,3 | L | 211 | D3 |
| 10101110 | 11,0,8,6 | | 174 | AE | | 11010100 | 11,4 | M | 212 | D4 |
| 10101111 | 11,0,8,7 | | 175 | AF | | 11010101 | 11,5 | N | 213 | D5 |
| 10110000 | 12,11,0,8,1 | | 176 | BO | | 11010110 | 11,6 | 0 | 214 | D6 |
| 10110000 | 12,11,0,1 | | 177 | B1 | | 11010111 | 11,7 | P | 215 | D7 |
| 10110001 | 12,11,0,2 | | 178 | B2 | | 11011000 | 11,8 | Q | 216 | D8 |
| 10110011 | 12,11,0,3 | | 179 | B3 | | 11011001 | 11,9 | R | 217 | D9 |
| 10110011 | 12,11,0,4 | | 180 | B4 | | 11011010 | 12,11,9,8,2 | | 218 | DA |
| 10110100 | 12,11,0,5 | | 181 | B5 | | 11011011 | 12,11,9,8,3 | | 219 | DB |
| 10110101 | 12,11,0,6 | | 181 | B6 | | 11011100 | 12,11,9,8,4 | | 220 | DC |
| 10110110 | 12,11,0,0 | | 182 | B0 B7 | | 11011101 | 12,11,9,8,5 | | 221 | DD |
| 10111000 | 12,11,0,7 | | 183 | B8 | | 11011110 | 12,11,9,8,6 | | 222 | DE |
| 10111000 | 12,11,0,8 | | 184 | B3 B9 | | 11011110 | 12,11,9,8,7 | | 223 | DF |
| 10111001 | 12,11,0,5 | | 185 | BA | | 11100000 | 0,8,2 | Blank | 224 | E0 |
| 10111010 | 12,11,0,8,3 | | 180 | BB | | 111000001 | 11,0,9,1 | Dimin | 225 | E1 |
| 101111011 | 12,11,0,8,3 | | 187 | BB BC | | 11100001 | 0,2 | S | 226 | E2 |
| 10111100 | | | 189 | BD BD | | 11100010 | 0,2 | | 220 | E3 |
| 10111101 | 12,11,0,8,5 | | 103 | | | 11100011 | 0,0 | L | | |

APPENDIX E CHARACTER CODES (Cont'd)

| 8-Bit BCD Code | Character Set Punch Combination | Printer Graphics | Decimal | Hexadecimal |
|----------------------|---------------------------------------|---------------------|---------|------------------------|
| 11100100 | 0,4 | U | 228 | E4 |
| 11100101 | 0,5 | v | 229 | E5 |
| 11100110 | 0,6 | w | 230 | ${ m E6}$ |
| 11100111 | 0,7 | X | 231 | $\mathbf{E7}$ |
| 11101000 | 0,8 | Y | 232 | E8 |
| 11101001 | 0,9 | Z | 233 | $\mathbf{E9}$ |
| 11101010 | 11,0,9,8,2 | | 234 | $\mathbf{E}\mathbf{A}$ |
| 11101011 | 11,0,9,8,3 | | 235 | \mathbf{EB} |
| 11101100 | 11,0,9,8,4 | ļ | 236 | EC |
| 11101101 | 11,0,9,8,5 | | 237 | \mathbf{ED} |
| 11101110 | 11,0,9,8,6 | | 238 | EE |
| 11101111 | 11,0,9,8,7 | | 239 | EF |
| 11110000 | 0 | 0 | 240 | F0 |
| 11110001 | 1 | 1 | 241 | F1 |

| 8-Bit BCD Code | Character Set Punch Combination | Printer Graphics | Decimal | Hexadecimal |
|----------------------|---------------------------------------|---------------------|---------|---------------|
| 11110010 | 2 | 2 | 242 | F2 |
| 11110011 | 3 | 3 | 243 | $\mathbf{F3}$ |
| 11110100 | 4 | 4 | 244 | $\mathbf{F4}$ |
| 11110101 | 5 | 5 | 245 | F5 |
| 11110110 | 6 | 6 | 246 | F6 |
| 11110111 | 7 | 7 | 247 | $\mathbf{F7}$ |
| 11111000 | 8 | 8 | 248 | F8 |
| 11111001 | 9 | 9 | 249 | F 9 |
| 11111010 | 12,11,0,9,8,2 | i | 250 | \mathbf{FA} |
| 11111011 | 12,11,0,9,8,3 | | 251 | \mathbf{FB} |
| 11111100 | 12,11,0,9,8,4 | | 252 | \mathbf{FC} |
| 11111101 | 12,11,0,9,8,5 | | 253 | \mathbf{FD} |
| 11111110 | 12,11,0,9,8,6 | | 254 | \mathbf{FE} |
| 11111111 | 12,11,0,9,8,7 | (lozenge) 🗖 | 255 | FF |

Appendix F

APPENDIX F

Power of Two Table

| N | 2 ^N |
|----|----------------|
| 0 | 1 |
| 1 | 2 |
| 2 | 4 |
| 3 | 8 |
| 4 | 16 |
| 5 | 32 |
| 6 | 64 |
| 7 | 128 |
| 8 | 256 |
| 9 | 512 |
| 10 | 1,024 |
| 11 | 2,048 |
| 12 | 4,096 |
| 13 | 8,192 |
| 14 | 16,384 |
| 15 | 32,768 |
| 16 | 65,536 |

APPENDIX G

HEXADECIMAL-DECIMAL NUMBER CONVERSION

| | • This Appendix contains the necessary reference information for the conversion of decimal numbers to hexadecimal numbers and the conversion of binary numbers to decimal or hexadecimal. |
|------------|---|
| Example #1 | $(00111010)_2 = (3A)_{16} = (58)_{10}$ |
| Example #2 | $(FC)_{16} = (11111100)_{2} = (252)_{10}$ |
| | In the conversion of a hexadecimal number to its decimal value the marks (0-F) represent a multiplier and their position (reading right to left) within the hexadecimal number represent the exponent of the base. Each mark is multiplied by the base raised to the appropriate power and the summation of their product is the decimal value of the number. |
| Example #3 | $(36F)_{16} = 3 (16^2) + 6 (16^1) + 15 (16^0)$ F |
| | $(36F)_{16} = 3 (256) + 6 (16) + 15 (1) = (879)_{10}$ |
| | To convert hexadecimal to binary substitute the binary equivalent of the hexadecimal mark into its appropriate position as follows: |
| | $(3 \ 6 \ F)_{16} = (0011 \ 0110 \ 1111)_2$ |

HEXADECIMAL-DECIMAL NUMBER CONVERSION TABLE

• The table in this Appendix provides for direct conversion of decimal and hexadecimal numbers in these ranges:

| Hexadecimal | Decimal |
|-------------|--------------|
| 000 to FFF | 0000 to 4095 |

For numbers outside the range of the table, add the following values to the table figures:

| Hexadecimal | Decimal |
|-------------|---------------|
| 1000 | 4096 |
| 2000 | 8192 |
| 3000 | 12288 |
| 4000 | 16 384 |
| 5000 | 20480 |
| 6000 | 245 76 |
| 7000 | 28672 |
| 8000 | 32768 |
| 9000 | 36864 |
| A000 | 40960 |
| B000 | 4505 6 |
| C000 | 49152 |
| D000 | 53248 |
| E000 | 57344 |
| F000 | 61440 |

| | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | А | В | С | D | E | F |
|----|------|------|------|--------------|------|--------------|------|--------------|------|--------------|------|------|------|------|------|------|
| 00 | 0000 | 0001 | 0002 | 0003 | 0004 | 0005 | 0006 | 0007 | 0008 | 0009 | 0010 | 0011 | 0012 | 0013 | 0014 | 0015 |
| 01 | 0016 | 0017 | 0018 | 0019 | 0020 | 0021 | 0022 | 0023 | 0024 | 0025 | 0026 | 0027 | 0028 | 0029 | 0030 | 0031 |
| 02 | 0032 | 0033 | 0034 | 0035 | 0036 | 0037 | 0038 | 0039 | 0040 | 0041 | 0042 | 0043 | 0044 | 0045 | 0046 | 0047 |
| 03 | 0048 | 0049 | 0050 | 0051 | 0052 | 0053 | 0054 | 0055 | 0056 | 0057 | 0058 | 0059 | 0060 | 0061 | 0062 | 0063 |
| 04 | 0064 | 0065 | 0066 | 0067 | 0068 | 0069 | 0070 | 0071 | 0072 | 0073 | 0074 | 0075 | 0076 | 0077 | 0078 | 0079 |
| 05 | 0080 | 0081 | 0082 | 0083 | 0084 | 0085 | 0086 | 0087 | 0088 | 0089 | 0090 | 0091 | 0092 | 0093 | 0094 | 0095 |
| 06 | 0096 | 0097 | 0098 | 0099 | 0100 | 0101 | 0102 | 0103 | 0104 | 0105 | 0106 | 0107 | 0108 | 0109 | 0110 | 0111 |
| 07 | 0112 | 0113 | 0114 | 0115 | 0116 | 0117 | 0118 | 0119 | 0120 | 0121 | 0122 | 0123 | 0124 | 0125 | 0126 | 0127 |
| 08 | 0128 | 0129 | 0130 | 0131 | 0132 | 0133 | 0134 | 0135 | 0136 | 0137 | 0138 | 0139 | 0140 | 0141 | 0142 | 0143 |
| 09 | 0144 | 0145 | 0146 | 0147 | 0148 | 0149 | 0150 | 0151 | 0152 | 0153 | 0154 | 0155 | 0156 | 0157 | 0158 | 0159 |
| 0A | 0160 | 0161 | 0162 | 0163 | 0164 | 0165 | 0166 | 0167 | 0168 | 0169 | 0170 | 0171 | 0172 | 0173 | 0174 | 0175 |
| 0B | 0176 | 0177 | 0178 | 0179 | 0180 | 0181 | 0182 | 0183 | 0184 | 0185 | 0186 | 0187 | 0188 | 0189 | 0190 | 0191 |
| OC | 0192 | 0193 | 0194 | 0195 | 0196 | 0197 | 0198 | 0199 | 0200 | 0201 | 0202 | 0203 | 0204 | 0205 | 0206 | 0207 |
| OD | 0208 | 0209 | 0210 | 0211 | 0212 | 0213 | 0214 | 0215 | 0216 | 0217 | 0218 | 0219 | 0220 | 0221 | 0222 | 0223 |
| OE | 0224 | 0225 | 0226 | 0227 | 0228 | 0229 | 0230 | 0231 | 0232 | 0233 | 0234 | 0235 | 0236 | 0237 | 0238 | 0239 |
| OF | 0240 | 0241 | 0242 | 0243 | 0244 | 0245 | 0246 | 0247 | 0248 | 0249 | 0250 | 0251 | 0252 | 0253 | 0254 | 0255 |
| 10 | 0256 | 0257 | 0258 | 0259 | 0260 | 0261 | 0262 | 0263 | 0264 | 0265 | 0266 | 0267 | 0268 | 0269 | 0270 | 0271 |
| 11 | 0272 | 0273 | 0274 | 0275 | 0276 | 0277 | 0278 | 0279 | 0280 | 0281 | 0282 | 0283 | 0284 | 0285 | 0286 | 0287 |
| 12 | 0288 | 0289 | 0290 | 0291 | 0292 | 0293 | 0294 | 0295 | 0296 | 0297 | 0298 | 0299 | 0300 | 0301 | 0302 | 0303 |
| 13 | 0304 | 0305 | 0306 | 0307 | 0308 | 0309 | 0310 | 0311 | 0312 | 0313 | 0314 | 0315 | 0316 | 0317 | 0318 | 0319 |
| 14 | 0320 | 0321 | 0322 | 0323 | 0324 | 0325 | 0326 | 0327 | 0328 | 0329 | 0330 | 0331 | 0332 | 0333 | 0334 | 0335 |
| 15 | 0336 | 0337 | 0338 | 0339 | 0340 | 0341 | 0342 | 0343 | 0344 | 0345 | 0346 | 0347 | 0348 | 0349 | 0350 | 0351 |
| 16 | 0352 | 0353 | 0354 | 0355 | 0356 | 0357 | 0358 | 0359 | 0360 | 0361 | 0362 | 0363 | 0364 | 0365 | 0366 | 0367 |
| 17 | 0368 | 0369 | 0370 | 0371 | 0372 | 0373 | 0374 | 0375 | 0376 | 0377 | 0378 | 0379 | 0380 | 0381 | 0382 | 0383 |
| 18 | 0384 | 0385 | 0386 | 0387 | 0388 | 0389 | 0390 | 0391 | 0392 | 0393 | 0394 | 0395 | 0396 | 0397 | 0398 | 0399 |
| 19 | 0400 | 0401 | 0402 | 0403 | 0404 | 0405 | 0406 | 0407 | 0408 | 0409 | 0410 | 0411 | 0412 | 0413 | 0414 | 0415 |
| 1A | 0416 | 0417 | 0418 | 0419 | 0420 | 0421 | 0422 | 0423 | 0424 | 0425 | 0426 | 0427 | 0428 | 0429 | 0430 | 0431 |
| 1B | 0432 | 0433 | 0434 | 0435 | 0436 | 0437 | 0438 | 0439 | 0440 | 0441 | 0442 | 0443 | 0444 | 0445 | 0446 | 0447 |
| 1C | 0448 | 0449 | 0450 | 0451 | 0452 | 0453 | 0454 | 0455 | 0456 | 0457 | 0458 | 0459 | 0460 | 0461 | 0462 | 0463 |
| 1D | 0464 | 0465 | 0466 | 0467 | 0468 | 0469 | 0470 | 0471 | 0472 | 0473 | 0474 | 0475 | 0476 | 0477 | 0478 | 0479 |
| 1E | 0480 | 0481 | 0482 | 0483 | 0484 | 0485 | 0486 | 0487 | 0488 | 0489 | 0490 | 0491 | 0492 | 0493 | 0494 | 0495 |
| 1F | 0496 | 0497 | 0498 | 0499 | 0500 | 0501 | 0502 | 050 3 | 0504 | 0505 | 0506 | 0507 | 0508 | 0509 | 0510 | 0511 |
| 20 | 0512 | 0513 | 0514 | 0515 | 0516 | 0517 | 0518 | 0519 | 0520 | 0521 | 0522 | 0523 | 0524 | 0525 | 0526 | 0527 |
| 21 | 0528 | 0529 | 0530 | 0531 | 0532 | 0533 | 0534 | 0535 | 0536 | 0537 | 0538 | 0539 | 0540 | 0541 | 0542 | 0543 |
| 22 | 0544 | 0545 | 0546 | 0547 | 0548 | 0549 | 0550 | 0551 | 0552 | 0553 | 0554 | 0555 | 0556 | 0557 | 0558 | 0559 |
| 23 | 0560 | 0561 | 0562 | 0563 | 0564 | 0565 | 0566 | 0567 | 0568 | 0569 | 0570 | 0571 | 0572 | 0573 | 0574 | 0575 |
| 24 | 0576 | 0577 | 0578 | 0579 | 0580 | 0581 | 0582 | 058 3 | 0584 | 0585 | 0586 | 0587 | 0588 | 0589 | 0590 | 0591 |
| 25 | 0592 | 0593 | 0594 | 0595 | 0596 | 0597 | 0598 | 0599 | 0600 | 0601 | 0602 | 0603 | 0604 | 0605 | 0606 | 0607 |
| 26 | 0608 | 0609 | 0610 | 0611 | 0612 | 061 3 | 0614 | 0615 | 0616 | 0617 | 0618 | 0619 | 0620 | 0621 | 0622 | 0623 |
| 27 | 0624 | 0625 | 0626 | 0627 | 0628 | 0629 | 0630 | 0631 | 0632 | 06 33 | 0634 | 0635 | 0636 | 0637 | 0638 | 0639 |
| 28 | 0640 | 0641 | 0642 | 0643 | 0644 | 0645 | 0646 | 0647 | 0648 | 0649 | 0650 | 0651 | 0652 | 0653 | 0654 | 0655 |
| 29 | 0656 | 0657 | 0658 | 0659 | 0660 | 0661 | 0662 | 0663 | 0664 | 0665 | 0666 | 0667 | 0668 | 0669 | 0670 | 0671 |
| 2A | 0672 | 0673 | 0674 | 0675 | 0676 | 0677 | 0678 | 0679 | 0680 | 0681 | 0682 | 0683 | 0684 | 0685 | 0686 | 0687 |
| 2B | 0688 | 0689 | 0690 | 0691 | 0692 | 069 3 | 0694 | 0695 | 0696 | 0697 | 0698 | 0699 | 0700 | 0701 | 0702 | 0703 |
| 2C | 0704 | 0705 | 0706 | 0707 | 0708 | 0709 | 0710 | 0711 | 0712 | 0713 | 0714 | 0715 | 0716 | 0717 | 0718 | 0719 |
| 2D | 0720 | 0721 | 0722 | 0723 | 0724 | 0725 | 0726 | 0727 | 0728 | 0729 | 0730 | 0731 | 0732 | 0733 | 0734 | 9735 |
| 2E | 0736 | 0737 | 0738 | 0739 | 0740 | 0741 | 0742 | 07 43 | 0744 | 0745 | 0746 | 0747 | 0748 | 0749 | 0750 | 0751 |
| 2F | 0752 | 0753 | 0754 | 0755 | 0756 | 0757 | 0758 | 0759 | 0760 | 0761 | 0762 | 0763 | 0764 | 0765 | 0766 | 0767 |
| 30 | 0768 | 0769 | 0770 | 0771 | 0772 | 0773 | 0774 | 0775 | 0776 | 0777 | 0778 | 0779 | 0780 | 0781 | 0782 | 0783 |
| 31 | 0784 | 0785 | 0786 | 0787 | 0788 | 0789 | 0790 | 0791 | 0792 | 0793 | 0794 | 0795 | 0796 | 0797 | 0798 | 0799 |
| 32 | 0800 | 0801 | 0802 | 08 03 | 0804 | 0805 | 0806 | 0807 | 0808 | 0809 | 0810 | 0811 | 0812 | 0813 | 0814 | 0815 |
| 33 | 0816 | 0817 | 0818 | 0819 | 0820 | 0821 | 0822 | 0823 | 0824 | 0825 | 0826 | 0827 | 0828 | 0829 | 0830 | 0831 |
| 34 | 0832 | 0833 | 0834 | 0835 | 0836 | 0837 | 0838 | 0839 | 0840 | 0841 | 0842 | 0843 | 0844 | 0845 | 0846 | 0847 |
| 35 | 0848 | 0849 | 0850 | 0851 | 0852 | 0853 | 0854 | 0855 | 0856 | 0857 | 0858 | 0859 | 0860 | 0861 | 0862 | 0863 |
| 36 | 0864 | 0865 | 0866 | 0867 | 0868 | 0869 | 0870 | 0871 | 0872 | 0873 | 0874 | 0875 | 0876 | 0877 | 0878 | 0879 |
| 37 | 0880 | 0881 | 0882 | 0883 | 0884 | 0885 | 0886 | 0887 | 0888 | 0889 | 0890 | 0891 | 0892 | 0893 | 0894 | 0605 |

| | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | В | С | D | Е | F |
|----|------|--------------|------|--------------|------|---------------|---------------|---------------|--------------|--------------|------|------|------|------|------|---------------|
| 38 | 0896 | 0897 | 0898 | 0899 | 0900 | 0901 | 0902 | 0903 | 0904 | 0905 | 0906 | 0907 | 0908 | 0909 | 0910 | 0911 |
| 39 | 0912 | 0913 | 0914 | 091 5 | 0916 | 0 9 17 | 0918 | 0919 | 0920 | 0921 | 0922 | 0923 | 0924 | 0925 | 0926 | 0927 |
| 3A | 0928 | 0929 | 0930 | 0931 | 0932 | 0933 | 0934 | 0935 | 0936 | 0937 | 0938 | 0939 | 0940 | 0941 | 0942 | 0943 |
| 3B | 0944 | 0945 | 0946 | 0947 | 0948 | 0949 | 0950 | 0951 | 0952 | 0953 | 0954 | 0955 | 0956 | 0957 | 0958 | 0959 |
| 3C | 0960 | 0961 | 0962 | 0963 | 0964 | 0965 | 0966 | 0967 | 0968 | 0969 | 0970 | 0971 | 0972 | 0973 | 0974 | 0975 |
| 3D | 0976 | 0977 | 0978 | 0979 | 0980 | 0981 | 0982 | 0983 | 0984 | 0985 | 0986 | 0987 | 0988 | 0989 | 0990 | 0991 |
| 3E | 0992 | 0993 | 0994 | 0995 | 0996 | 0997 | 0998 | 0999 | 1000 | 1001 | 1002 | 1003 | 1004 | 1005 | 1006 | 1007 |
| 3F | 1008 | 1009 | 1010 | 1011 | 1012 | 101 3 | 1014 | 1015 | 1016 | 1017 | 1018 | 1019 | 1020 | 1021 | 1022 | 1023 |
| 40 | 1024 | 1025 | 1026 | 1027 | 1028 | 1029 | 1030 | 1031 | 1032 | 1033 | 1034 | 1035 | 1036 | 1037 | 1038 | 1039 |
| 41 | 1040 | 1041 | 1042 | 1043 | 1044 | 1045 | 1046 | 1047 | 1048 | 1049 | 1050 | 1051 | 1052 | 1053 | 1054 | 1055 |
| 42 | 1056 | 1057 | 1058 | 1059 | 1060 | 1061 | 1062 | 1063 | 1064 | 1065 | 1066 | 1067 | 1068 | 1069 | 1070 | 1071 |
| 43 | 1072 | 1073 | 1074 | 1075 | 1076 | 1077 | 1078 | 1079 | 1080 | 1081 | 1082 | 1083 | 1084 | 1085 | 1086 | 1087 |
| 44 | 1088 | 1089 | 1090 | 1091 | 1092 | 109 3 | 1094 | 1095 | 1096 | 1097 | 1098 | 1099 | 1100 | 1101 | 1102 | 1103 |
| 45 | 1104 | 1105 | 1106 | 1107 | 1108 | 1109 | 1110 | 1111 | 1112 | 1113 | 1114 | 1115 | 1116 | 1117 | 1118 | 1119 |
| 46 | 1120 | 1121 | 1122 | 1123 | 1124 | 1125 | 1126 | 1127 | 1128 | 1129 | 1130 | 1131 | 1132 | 1133 | 1134 | 1135 |
| 47 | 1136 | 1137 | 1138 | 1139 | 1140 | 1141 | 1142 | 114 3 | 1144 | 1145 | 1146 | 1147 | 1148 | 1149 | 1150 | 1151 |
| 48 | 1152 | 1153 | 1154 | 1155 | 1156 | 1157 | 1158 | 1159 | 1160 | 1161 | 1162 | 1163 | 1164 | 1165 | 1166 | 1167 |
| 49 | 1168 | 1169 | 1170 | 1171 | 1172 | 1173 | 1174 | 1175 | 1176 | 1177 | 1178 | 1179 | 1180 | 1181 | 1182 | 1183 |
| 4A | 1184 | 1185 | 1186 | 1187 | 1188 | 1189 | 1190 | 1191 | 1192 | 1193 | 1194 | 1195 | 1196 | 1197 | 1198 | 1199 |
| 4B | 1200 | 1201 | 1202 | 1203 | 1204 | 1205 | 1206 | 1207 | 1208 | 1209 | 1210 | 1211 | 1212 | 1213 | 1214 | 1215 |
| 4C | 1216 | 1217 | 1218 | 1219 | 1220 | 1221 | 1222 | 122 3 | 1224 | 1225 | 1226 | 1227 | 1228 | 1229 | 1230 | 1231 |
| 4D | 1232 | 1233 | 1234 | 1235 | 1236 | 1237 | 12 3 8 | 12 3 9 | 1240 | 1241 | 1242 | 1243 | 1244 | 1245 | 1246 | 1247 |
| 4E | 1248 | 1249 | 1250 | 1251 | 1252 | 1253 | 1254 | 1255 | 1256 | 1257 | 1258 | 1259 | 1260 | 1261 | 1262 | 1263 |
| 4F | 1264 | 1265 | 1266 | 1267 | 1268 | 1269 | 1270 | 1271 | 1272 | 127 3 | 1274 | 1275 | 1276 | 1277 | 1278 | 1279 |
| 50 | 1280 | 1281 | 1282 | 1283 | 1284 | 1285 | 1286 | 1287 | 1288 | 1289 | 1290 | 1291 | 1292 | 1293 | 1294 | 1295 |
| 51 | 1296 | 1297 | 1298 | 1299 | 1300 | 1301 | 1302 | 1303 | 1304 | 1305 | 1306 | 1307 | 1308 | 1309 | 1310 | 1 3 11 |
| 52 | 1312 | 1313 | 1314 | 1315 | 1316 | 1317 | 1318 | 1319 | 1320 | 1321 | 1322 | 1323 | 1324 | 1325 | 1326 | 1 3 27 |
| 53 | 1328 | 1329 | 1330 | 1331 | 1332 | 1333 | 1334 | 1335 | 1336 | 1337 | 1338 | 1339 | 1340 | 1341 | 1342 | 1343 |
| 54 | 1344 | 1345 | 1346 | 1347 | 1348 | 1349 | 1350 | 1351 | 1352 | 1353 | 1354 | 1355 | 1356 | 1357 | 1358 | 1359 |
| 55 | 1360 | 1361 | 1362 | 1363 | 1364 | 1365 | 1366 | 1367 | 1368 | 1369 | 1370 | 1371 | 1372 | 1373 | 1374 | 1375 |
| 56 | 1376 | 1377 | 1378 | 1379 | 1380 | 1381 | 1382 | 1383 | 1384 | 1385 | 1386 | 1387 | 1388 | 1389 | 1390 | 1391 |
| 57 | 1392 | 1393 | 1394 | 1395 | 1396 | 1397 | 1398 | 1399 | 1400 | 1401 | 1402 | 1403 | 1404 | 1405 | 1406 | 1407 |
| 58 | 1408 | 1409 | 1410 | 1411 | 1412 | 1413 | 1414 | 1415 | 1416 | 1417 | 1418 | 1419 | 1420 | 1421 | 1422 | 1423 |
| 59 | 1424 | 1425 | 1426 | 1427 | 1428 | 1429 | 1430 | 1431 | 1432 | 1433 | 1434 | 1435 | 1436 | 1437 | 1438 | 1439 |
| 5A | 1440 | 1441 | 1442 | 1443 | 1444 | 1445 | 1446 | 1447 | 1448 | 1449 | 1450 | 1451 | 1452 | 1453 | 1454 | 1455 |
| 5B | 1456 | 1457 | 1458 | 1459 | 1460 | 1461 | 1462 | 1463 | 1464 | 1465 | 1466 | 1467 | 1468 | 1469 | 1470 | 1471 |
| 5C | 1472 | 147 <u>3</u> | 1474 | 1475 | 1476 | 1477 | 1478 | 1479 | 1480 | 1481 | 1482 | 1483 | 1484 | 1485 | 1486 | 1487 |
| 5D | 1488 | 1489 | 1490 | 1491 | 1492 | 1493 | 1494 | 1495 | 1496 | 1497 | 1498 | 1499 | 1500 | 1501 | 1502 | 1503 |
| 5E | 1504 | 1505 | 1506 | 1507 | 1508 | 1509 | 1510 | 1511 | 1512 | 1513 | 1514 | 1515 | 1516 | 1517 | 1518 | 1519 |
| 5F | 1520 | 1521 | 1522 | 1523 | 1524 | 1525 | 1526 | 1527 | 1528 | 1529 | 1530 | 1531 | 1532 | 1533 | 1534 | 1535 |
| 60 | 1536 | 1537 | 1538 | 1539 | 1540 | 1541 | 1542 | 1543 | 1544 | 1545 | 1546 | 1547 | 1548 | 1549 | 1550 | 1551 |
| 61 | 1552 | 1553 | 1554 | 1555 | 1556 | 1557 | 1558 | 1559 | 1560 | 1561 | 1562 | 1563 | 1564 | 1565 | 1566 | 1567 |
| 62 | 1568 | 1569 | 1570 | 1571 | 1572 | 1573 | 1574 | 1575 | 1576 | 1577 | 1578 | 1579 | 1580 | 1581 | 1582 | 1583 |
| 63 | 1584 | 1585 | 1586 | 1587 | 1588 | 1589 | 1590 | 1591 | 1592 | 1593 | 1594 | 1595 | 1596 | 1597 | 1598 | 1599 |
| 64 | 1600 | 1601 | 1602 | 1603 | 1604 | 1605 | 1606 | 1607 | 1608 | 1609 | 1610 | 1611 | 1612 | 1613 | 1614 | 1615 |
| 65 | 1616 | 1617 | 1618 | 1619 | 1620 | 1621 | 1622 | 1623 | 1624 | 1625 | 1626 | 1627 | 1628 | 1629 | 1630 | 1631 |
| 66 | 1632 | 1633 | 1634 | 1635 | 1636 | 1637 | 1638 | 1639 | 1640 | 1641 | 1642 | 1643 | 1644 | 1645 | 1646 | 1647 |
| 67 | 1648 | 1649 | 1650 | 1651 | 1652 | 1653 | 1654 | 1655 | 1656 | 1657 | 1658 | 1659 | 1660 | 1661 | 1662 | 1663 |
| 68 | 1664 | 1665 | 1666 | 1667 | 1668 | 1669 | 1670 | 1671 | 1672 | 1673 | 1674 | 1675 | 1676 | 1677 | 1678 | 1679 |
| 69 | 1680 | 1681 | 1682 | 1683 | 1684 | 1685 | 1686 | 1687 | 1688 | 1689 | 1690 | 1691 | 1692 | 1693 | 1694 | 1695 |
| 6A | 1696 | 1697 | 1698 | 1699 | 1700 | 1701 | 1702 | 1703 | 1704 | 1705 | 1706 | 1707 | 1708 | 1709 | 1710 | 1711 |
| 6B | 1712 | 1713 | 1714 | 1715 | 1716 | 1717 | 1718 | 1719 | 1720 | 1721 | 1722 | 1723 | 1724 | 1725 | 1726 | 1727 |
| 6C | 1728 | 1729 | 1730 | 1731 | 1732 | 1733 | 1734 | 1735 | 1736 | 1737 | 1738 | 1739 | 1740 | 1741 | 1742 | 1743 |
| 6D | 1744 | 1745 | 1746 | 1747 | 1748 | 1749 | 1750 | 1751 | 1752 | 1753 | 1754 | 1755 | 1756 | 1757 | 1758 | 1759 |
| 6E | 1760 | 1761 | 1762 | 1763 | 1764 | 1765 | 1766 | 1767 | 1 768 | 1769 | 1770 | 1771 | 1772 | 1773 | 1774 | 1775 |
| 6F | 1776 | 1777 | 1778 | 1779 | 1780 | 1781 | 1782 | 1783 | 1784 | 1785 | 1786 | 1787 | 1788 | 1789 | 1790 | 1791 |

| | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | В | С | D | Е | F |
|-----------------|--------------|------|------|------|---------------|--------------|---------------|--------------|---------------|--------------|---------------|--------------|--------------|------|---------------|---------------|
| 70 | 1792 | 1793 | 1794 | 1795 | 1796 | 1797 | 1798 | 1799 | 1800 | 1801 | 1802 | 1803 | 1804 | 1805 | 1806 | 1807 |
| 71 | 1808 | 1809 | 1810 | 1811 | 1812 | 1813 | 1814 | 1815 | 1816 | 1817 | 1818 | 1819 | 1820 | 1821 | 1822 | 1823 |
| 72 | 1824 | 1825 | 1826 | 1827 | 1828 | 1829 | 1830 | 1831 | 1832 | 1833 | 1834 | 1835 | 1836 | 1837 | 1838 | 1839 |
| 73 | 1840 | 1841 | 1842 | 1843 | 1844 | 1845 | 1846 | 1847 | 1848 | 1849 | 1850 | 1851 | 1852 | 1853 | 1854 | 1855 |
| 74 | 1856 | 1857 | 1858 | 1859 | 1860 | 1861 | 1862 | 1863 | 1864 | 1865 | 1866 | 1867 | 1868 | 1869 | 1870 | 1871 |
| 75 [,] | 1872 | 1873 | 1874 | 1875 | 1876 | 1877 | 1878 | 1879 | 1880 | 1881 | 1882 | 1883 | 1884 | 1885 | 1886 | 1887 |
| 76 | 1888 | 1889 | 1890 | 1891 | 1892 | 1893 | 1894 | 1895 | 1896 | 1897 | 1898 | 1899 | 1900 | 1901 | 1902 | 1903 |
| 77 | 1904 | 1905 | 1906 | 1907 | 1908 | 1909 | 1910 | 1911 | 1912 | 1913 | 1914 | 1915 | 1916 | 1917 | 1918 | 1919 |
| 78 | 1920 | 1921 | 1922 | 1923 | 1924 | 1925 | 1 9 26 | 1927 | 1928 | 1929 | 1930 | 1931 | 1932 | 1933 | 1934 | 1935 |
| 79 | 1936 | 1937 | 1938 | 1939 | 1940 | 1941 | 1942 | 1943 | 1944 | 1945 | 1946 | 1947 | 1948 | 1949 | 1950 | 1951 |
| 7A | 1952 | 1953 | 1954 | 1955 | 1956 | 1957 | 1958 | 1959 | 1960 | 1961 | 1962 | 1963 | 1964 | 1965 | 1966 | 1967 |
| 7B | 1968 | 1969 | 1970 | 1971 | 1972 | 1973 | 1974 | 1975 | 1976 | 1977 | 1978 | 1979 | 1980 | 1981 | 1982 | 1983 |
| 7C | 1984 | 1985 | 1986 | 1987 | 1988 | 1989 | 1990 | 1991 | 1992 | 1993 | 1994 | 1995 | 1996 | 1997 | 1998 | 1999 |
| 7D | 2000 | 2001 | 2002 | 2003 | 2004 | 2005 | 2006 | 2007 | 2008 | 2009 | 2010 | 2011 | 2012 | 2013 | 2014 | 2015 |
| 7E | 2016 | 2017 | 2018 | 2019 | 2020 | 2021 | 2022 | 2023 | 2024 | 2025 | 2026 | 2027 | 2028 | 2029 | 2030 | 2031 |
| 7F | 2032 | 2033 | 2034 | 2035 | 2036 | 2037 | 2038 | 2039 | 2040 | 2041 | 2042 | 2043 | 2044 | 2045 | 2046 | 2047 |
| 80 | 2048 | 2049 | 2050 | 2051 | 2052 | 2053 | 2054 | 2055 | 2056 | 2057 | 2058 | 2059 | 2060 | 2061 | 2062 | 2063 |
| 81 | 2064 | 2065 | 2066 | 2067 | 2068 | 2069 | 2070 | 2071 | 2072 | 2073 | 2074 | 2075 | 2076 | 2077 | 2078 | 2079 |
| 82 | 2080 | 2081 | 2082 | 2083 | 2084 | 2085 | 2086 | 2087 | 2088 | 2089 | 2090 | 2091 | 2092 | 2093 | 2094 | 2095 |
| 83 | 2096 | 2097 | 2098 | 2099 | 2100 | 2101 | 2102 | 2103 | 2104 | 2105 | 2106 | 2107 | 2108 | 2109 | 2110 | 2111 |
| 84 | 2112 | 2113 | 2114 | 2115 | 2116 | 2117 | 2118 | 2119 | 2120 | 2121 | 2122 | 2123 | 2124 | 2125 | 2126 | 2127 |
| 85 | 2128 | 2129 | 2130 | 2131 | 21 3 2 | 21 33 | 2134 | 2135 | 2136 | 2137 | 2138 | 2139 | 2140 | 2141 | 2142 | 2143 |
| 86 | 2144 | 2145 | 2146 | 2147 | 2148 | 2149 | 2150 | 2151 | 2152 | 2153 | 2154 | 2155 | 2156 | 2157 | 2158 | 2159 |
| 87 | 2160 | 2161 | 2162 | 2163 | 2164 | 2165 | 2166 | 2167 | 2168 | 2169 | 2170 | 2171 | 2172 | 2173 | 2174 | 2175 |
| 88 | 2176 | 2177 | 2178 | 2179 | 2180 | 2181 | 2182 | 2183 | 2184 | 2185 | 2186 | 2187 | 2188 | 2189 | 2190 | 2191 |
| 89 | 2192 | 2193 | 2194 | 2195 | 2196 | 2197 | 2198 | 2199 | 2200 | 2201 | 2202 | 2203 | 2204 | 2205 | 2206 | 2207 |
| 8A | 2208 | 2209 | 2210 | 2211 | 2212 | 2213 | 2214 | 2215 | 2216 | 2217 | 2218 | 2219 | 2220 | 2221 | 2222 | 2223 |
| 8B | 2224 | 2225 | 2226 | 2227 | 2228 | 2229 | 22 30 | 22 31 | 22 3 2 | 22 33 | 22 34 | 22 35 | 22 36 | 2237 | 22 3 8 | 2 23 9 |
| 8C | 2240 | 2241 | 2242 | 2243 | 2244 | 2245 | 2246 | 2247 | 2248 | 2249 | 2250 | 2251 | 2252 | 2253 | 2254 | 2255 |
| 8D | 2256 | 2257 | 2258 | 2259 | 2260 | 2261 | 2262 | 2263 | 2264 | 2265 | 2266 | 2267 | 2268 | 2269 | 2270 | 2271 |
| 8E | 2272 | 2273 | 2274 | 2275 | 2276 | 2277 | 2278 | 2279 | 2280 | 2281 | 2282 | 2283 | 2284 | 2285 | 2286 | 2287 |
| 8F | 2288 | 2289 | 2290 | 2291 | 2292 | 2293 | 2294 | 2295 | 2296 | 2297 | 2298 | 2299 | 2300 | 2301 | 2302 | 2303 |
| 90 | 2304 | 2305 | 2306 | 2307 | 2308 | 2309 | 2310 | 2311 | 2312 | 2313 | 2314 | 2315 | 2316 | 2317 | 2318 | 2 3 19 |
| 91 | 2320 | 2321 | 2322 | 2323 | 2324 | 2325 | 2326 | 2327 | 2328 | 2329 | 2330 | 2331 | 2332 | 2333 | 2334 | 2335 |
| 92 | 2336 | 2337 | 2338 | 2339 | 2340 | 2341 | 2342 | 2343 | 2344 | 2345 | 2346 | 2347 | 2348 | 2349 | 2350 | 2 3 51 |
| 93 | 2352 | 2353 | 2354 | 2355 | 2356 | 2357 | 2358 | 2359 | 2360 | 2361 | 2362 | 2363 | 2364 | 2365 | 2366 | 2367 |
| 94 | 2368 | 2369 | 2370 | 2371 | 2372 | 2373 | 2374 | 2375 | 2376 | 2377 | 2378 | 2379 | 2380 | 2381 | 2382 | 2 383 |
| 95 | 2384 | 2385 | 2386 | 2387 | 2388 | 2389 | 2390 | 2391 | 2392 | 2393 | 2394 | 2395 | 2396 | 2397 | 2398 | 2 399 |
| 96 | 2400 | 2401 | 2402 | 2403 | 2404 | 2405 | 2406 | 2407 | 2408 | 2409 | 2410 | 2411 | 2412 | 2413 | 2414 | 2415 |
| 97 | 2416 | 2417 | 2418 | 2419 | 2420 | 2421 | 2422 | 2423 | 2424 | 2425 | 2426 | 2427 | 2428 | 2429 | 2430 | 2431 |
| 98 | 2432 | 2433 | 2434 | 2435 | 2436 | 2437 | 2438 | 2439 | 2440 | 2441 | 2442 | 2443 | 2444 | 2445 | 2446 | 2447 |
| 99 | 2448 | 2449 | 2450 | 2451 | 2452 | 2453 | 2454 | 2455 | 2456 | 2457 | 2458 | 2459 | 2460 | 2461 | 2462 | 2463 |
| 9A | 2464 | 2465 | 2466 | 2467 | 2468 | 2469 | 2470 | 2471 | 2472 | 2473 | 2474 | 2475 | 2476 | 2477 | 2478 | 2479 |
| 9B | 2480 | 2481 | 2482 | 2483 | 2484 | 2485 | 2486 | 2487 | 2488 | 2489 | 2490 | 2491 | 2492 | 2493 | 2494 | 2495 |
| 9C | 2496 | 2497 | 2498 | 2499 | 2500 | 2501 | 2502 | 2503 | 2504 | 2505 | 2506 | 2507 | 2508 | 2509 | 2510 | 2511 |
| 9D | 2512 | 2513 | 2514 | 2515 | 2516 | 2517 | 2518 | 2519 | 2520 | 2521 | 2522 | 2523 | 2524 | 2525 | 2526 | 2527 |
| 9E | 2528 | 2529 | 2530 | 2531 | 2532 | 25 33 | 25 3 4 | 25 35 | 25 3 6 | 2537 | 25 3 8 | 2 539 | 2540 | 2541 | 2542 | 2543 |
| 9F | 2 544 | 2545 | 2546 | 2547 | 2548 | 2549 | 25 5 0 | 2551 | 2552 | 2553 | 2554 | 2555 | 2556 | 2557 | 2558 | 2559 |
| A0 | 2560 | 2561 | 2562 | 2563 | 2564 | 2565 | 2566 | 2567 | 2568 | 2569 | 2570 | 2571 | 2572 | 2573 | 2574 | 2575 |
| A1 | 2576 | 2577 | 2578 | 2579 | 2580 | 2581 | 2582 | 258 3 | 2584 | 2585 | 2586 | 2587 | 2588 | 2589 | 2590 | 2591 |
| A2 | 2592 | 2593 | 2594 | 2595 | 2596 | 2597 | 2598 | 2599 | 2600 | 2601 | 2602 | 2603 | 2604 | 2605 | 2606 | 2607 |
| A3 | 2608 | 2609 | 2610 | 2611 | 2612 | 2613 | 2614 | 2615 | 2616 | 2617 | 2618 | 2619 | 2620 | 2621 | 2622 | 2623 |
| A4 | 2624 | 2625 | 2626 | 2627 | 2628 | 2629 | 2630 | 2631 | 2632 | 2633 | 2634 | 2635 | 2636 | 2637 | 2638 | 2639 |
| A5 | 2640 | 2641 | 2642 | 2643 | 2644 | 2645 | 2646 | 2647 | 2648 | 2649 | 2650 | 2651 | 2652 | 2653 | 2654 | 2655 |
| A6 | 2656 | 2657 | 2658 | 2659 | 2660 | 2661 | 2662 | 2663 | 2664 | 2665 | 2666 | 2667 | 2668 | 2669 | 2670 | 2671 |
| A7 | 2672 | 2673 | 2674 | 2675 | 2676 | 2677 | 2678 | 2679 | 2680 | 2681 | 2682 | 2683 | 2684 | 2685 | 2686 | 2687 |

| | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | В | С | D | Е | F |
|----|------|------|------|------|------|------|------|--------------|------|--------------|------|------|------|------|------|---------------|
| А8 | 2688 | 2689 | 2690 | 2691 | 2692 | 2693 | 2694 | 2695 | 2696 | 2697 | 2698 | 2699 | 2700 | 2701 | 2702 | 2703 |
| А9 | 2704 | 2705 | 2706 | 2707 | 2708 | 2709 | 2710 | 2711 | 2712 | 2713 | 2714 | 2715 | 2716 | 2717 | 2718 | 2719 |
| АА | 2720 | 2721 | 2722 | 2723 | 2724 | 2725 | 2726 | 2727 | 2728 | 2729 | 2730 | 2731 | 2732 | 2733 | 2734 | 2735 |
| АЬ | 2736 | 2737 | 2738 | 2739 | 2740 | 2741 | 2742 | 2743 | 2744 | 2745 | 2746 | 2747 | 2748 | 2749 | 2750 | 2751 |
| AC | 2752 | 2753 | 2754 | 2755 | 2756 | 2757 | 2758 | 2759 | 2760 | 2761 | 2762 | 2763 | 2764 | 2765 | 2766 | 2767 |
| AD | 2768 | 2769 | 2770 | 2771 | 2772 | 2773 | 2774 | 2775 | 2776 | 2777 | 2778 | 2779 | 2780 | 2781 | 2782 | 2783 |
| AE | 2784 | 2785 | 2786 | 2787 | 2788 | 2789 | 2790 | 2791 | 2792 | 279 3 | 2794 | 2795 | 2796 | 2797 | 2798 | 2799 |
| AF | 2800 | 2801 | 2802 | 2803 | 2804 | 2805 | 2806 | 2807 | 2808 | 2809 | 2810 | 2811 | 2812 | 2813 | 2814 | 2815 |
| B0 | 2816 | 2817 | 2818 | 2819 | 2820 | 2821 | 2822 | 282 3 | 2824 | 2825 | 2826 | 2827 | 2828 | 2829 | 2830 | 2831 |
| B1 | 2832 | 2833 | 2834 | 2835 | 2836 | 2837 | 2838 | 2839 | 2840 | 2841 | 2842 | 2843 | 2844 | 2845 | 2846 | 2847 |
| B2 | 2848 | 2849 | 2850 | 2851 | 2852 | 2853 | 2854 | 2855 | 2856 | 2857 | 2858 | 2859 | 2860 | 2861 | 2862 | 2 8 63 |
| B3 | 2864 | 2865 | 2866 | 2867 | 2868 | 2869 | 2870 | 2871 | 2872 | 287 3 | 2874 | 2875 | 2876 | 2877 | 2878 | 2879 |
| B4 | 2880 | 2881 | 2882 | 2883 | 2884 | 2885 | 2886 | 2887 | 2888 | 2889 | 2890 | 2891 | 2892 | 2893 | 2894 | 2895 |
| B5 | 2896 | 2897 | 2898 | 2899 | 2900 | 2901 | 2902 | 2903 | 2904 | 2905 | 2906 | 2907 | 2908 | 2909 | 2910 | 2911 |
| B6 | 2912 | 2913 | 2914 | 2915 | 2916 | 2917 | 2918 | 2919 | 2920 | 2921 | 2922 | 2923 | 2924 | 2925 | 2926 | 2927 |
| B7 | 2928 | 2929 | 2930 | 2931 | 2932 | 2933 | 2934 | 2935 | 2936 | 2937 | 2938 | 2939 | 2940 | 2941 | 2942 | 2943 |
| B8 | 2944 | 2945 | 2946 | 2947 | 2948 | 2949 | 2950 | 2951 | 2952 | 2953 | 2954 | 2955 | 2956 | 2957 | 2958 | 2959 |
| B9 | 2960 | 2961 | 2962 | 2963 | 2964 | 2965 | 2966 | 2967 | 2968 | 2969 | 2970 | 2971 | 2972 | 2973 | 2974 | 2975 |
| BA | 2976 | 2977 | 2978 | 2979 | 2980 | 2981 | 2982 | 2983 | 2984 | 2985 | 2986 | 2987 | 2988 | 2989 | 2990 | 2991 |
| BB | 2992 | 2993 | 2994 | 2995 | 2996 | 2997 | 2998 | 2999 | 3000 | 3001 | 3002 | 3003 | 3004 | 3005 | 3006 | 3007 |
| BC | 3008 | 3009 | 3010 | 3011 | 3012 | 3013 | 3014 | 3015 | 3016 | 3017 | 3018 | 3019 | 3020 | 3021 | 3022 | 3023 |
| BD | 3024 | 3025 | 3026 | 3027 | 3028 | 3029 | 3030 | 3031 | 3032 | 3033 | 3034 | 3035 | 3036 | 3037 | 3038 | 3039 |
| BE | 3040 | 3041 | 3042 | 3043 | 3044 | 3045 | 3046 | 3047 | 3048 | 3049 | 3050 | 3051 | 3052 | 3053 | 3054 | 3055 |
| BF | 3056 | 3057 | 3058 | 3059 | 3060 | 3061 | 3062 | 3063 | 3064 | 3065 | 3066 | 3067 | 3068 | 3069 | 3070 | 3071 |
| CO | 3072 | 3073 | 3074 | 3075 | 3076 | 3077 | 3078 | 3079 | 3080 | 3081 | 3082 | 3083 | 3084 | 3085 | 3086 | 3087 |
| C1 | 3088 | 3089 | 3090 | 3091 | 3092 | 3093 | 3094 | 3095 | 3096 | 3097 | 3098 | 3099 | 3100 | 3101 | 3102 | 3103 |
| C2 | 3104 | 3105 | 3106 | 3107 | 3108 | 3109 | 3110 | 3111 | 3112 | 3113 | 3114 | 3115 | 3116 | 3117 | 3118 | 3119 |
| C3 | 3120 | 3121 | 3122 | 3123 | 3124 | 3125 | 3126 | 3127 | 3128 | 3129 | 3130 | 3131 | 3132 | 3133 | 3134 | 3135 |
| C4 | 3136 | 3137 | 3138 | 3139 | 3140 | 3141 | 3142 | 3143 | 3144 | 3145 | 3146 | 3147 | 3148 | 3149 | 3150 | 3151 |
| C5 | 3152 | 3153 | 3154 | 3155 | 3156 | 3157 | 3158 | 3159 | 3160 | 3161 | 3162 | 3163 | 3164 | 3165 | 3166 | 3167 |
| C6 | 3168 | 3169 | 3170 | 3171 | 3172 | 3173 | 3174 | 3175 | 3176 | 3177 | 3178 | 3179 | 3180 | 3181 | 3182 | 3183 |
| C7 | 3184 | 3185 | 3186 | 3187 | 3188 | 3189 | 3190 | 3191 | 3192 | 3193 | 3194 | 3195 | 3196 | 3197 | 3198 | 3199 |
| C8 | 3200 | 3201 | 3202 | 3203 | 3204 | 3205 | 3206 | 3207 | 3208 | 3209 | 3210 | 3211 | 3212 | 3213 | 3214 | 3215 |
| C9 | 3216 | 3217 | 3218 | 3219 | 3220 | 3221 | 3222 | 3223 | 3224 | 3225 | 3226 | 3227 | 3228 | 3229 | 3230 | 3231 |
| CA | 3232 | 3233 | 3234 | 3235 | 3236 | 3237 | 3238 | 3239 | 3240 | 3241 | 3242 | 3243 | 3244 | 3245 | 3246 | 3247 |
| CB | 3248 | 3249 | 3250 | 3251 | 3252 | 3253 | 3254 | 3255 | 3256 | 3257 | 3258 | 3259 | 3260 | 3261 | 3262 | 3263 |
| CC | 3264 | 3265 | 3266 | 3267 | 3268 | 3269 | 3270 | 3271 | 3272 | 3273 | 3274 | 3275 | 3276 | 3277 | 3278 | 3279 |
| CD | 3280 | 3281 | 3282 | 3283 | 3284 | 3285 | 3286 | 3287 | 3288 | 3289 | 3290 | 3291 | 3292 | 3293 | 3294 | 3295 |
| CE | 3296 | 3297 | 3298 | 3299 | 3300 | 3301 | 3302 | 3303 | 3304 | 3305 | 3306 | 3307 | 3308 | 3309 | 3310 | 3311 |
| CF | 3312 | 3313 | 3314 | 3315 | 3316 | 3317 | 3318 | 3319 | 3320 | 3321 | 3322 | 3323 | 3324 | 3325 | 3326 | 3327 |
| D0 | 3328 | 3329 | 3330 | 3331 | 3332 | 3333 | 3334 | 3335 | 3336 | 3337 | 3338 | 3339 | 3340 | 3341 | 3342 | 3343 |
| D1 | 3344 | 3345 | 3346 | 3347 | 3348 | 3349 | 3350 | 3351 | 3352 | 3353 | 3354 | 3355 | 3356 | 3357 | 3358 | 3359 |
| D2 | 3360 | 3361 | 3362 | 3363 | 3364 | 3365 | 3366 | 3367 | 3368 | 3369 | 3370 | 3371 | 3372 | 3373 | 3374 | 3375 |
| D3 | 3376 | 3377 | 3378 | 3379 | 3380 | 3381 | 3382 | 3383 | 3384 | 3385 | 3386 | 3387 | 3388 | 3389 | 3390 | 3391 |
| D4 | 3392 | 3393 | 3394 | 3395 | 3396 | 3397 | 3398 | 3399 | 3400 | 3401 | 3402 | 3403 | 3404 | 3405 | 3406 | 3407 |
| D5 | 3408 | 3409 | 3410 | 3411 | 3412 | 3413 | 3414 | 3415 | 3416 | 3417 | 3418 | 3419 | 3420 | 3421 | 3422 | 3423 |
| D6 | 3424 | 3425 | 3426 | 3427 | 3428 | 3429 | 3430 | 3431 | 3432 | 3433 | 3434 | 3435 | 3436 | 3437 | 3438 | 3439 |
| D7 | 3440 | 3441 | 3442 | 3443 | 3444 | 3445 | 3446 | 3447 | 3448 | 3449 | 3450 | 3451 | 3452 | 3453 | 3454 | 3455 |
| D8 | 3456 | 3457 | 3458 | 3459 | 3460 | 3461 | 3462 | 3463 | 3464 | 3465 | 3466 | 3467 | 3468 | 3469 | 3470 | 3471 |
| D9 | 3472 | 3473 | 3474 | 3475 | 3476 | 3477 | 3478 | 3479 | 3480 | 3481 | 3482 | 3483 | 3484 | 3485 | 3486 | 3487 |
| DA | 3488 | 3489 | 3490 | 3491 | 3492 | 3493 | 3494 | 3495 | 3496 | 3497 | 3498 | 3499 | 3500 | 3501 | 3502 | 3503 |
| DB | 3504 | 3505 | 3506 | 3507 | 3508 | 3509 | 3510 | 3511 | 3512 | 3513 | 3514 | 3515 | 3516 | 3517 | 3518 | 3519 |
| DC | 3520 | 3521 | 3522 | 3523 | 3524 | 3525 | 3526 | 3527 | 3528 | 3529 | 3530 | 3531 | 3532 | 3533 | 3534 | 3535 |
| DD | 3536 | 3537 | 3538 | 3539 | 3540 | 3541 | 3542 | 3543 | 3544 | 3545 | 3546 | 3547 | 3548 | 3549 | 3550 | 3551 |
| DE | 3552 | 3553 | 3554 | 3555 | 3556 | 3557 | 3558 | 3559 | 3560 | 3561 | 3562 | 3563 | 3564 | 3565 | 3566 | 3 5 67 |
| DF | 3568 | 3569 | 3570 | 3571 | 3572 | 3573 | 3574 | 3575 | 3576 | 3577 | 3578 | 3579 | 3580 | 3581 | 3582 | 3583 |

| | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | Α | В | С | D | Е | F |
|----|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| E0 | 3584 | 3585 | 3586 | 3587 | 3588 | 3589 | 3590 | 3591 | 3592 | 3593 | 3594 | 3595 | 3596 | 3597 | 3598 | 3599 |
| E1 | 3600 | 3601 | 3602 | 3603 | 3604 | 3605 | 3606 | 3607 | 3608 | 3609 | 3610 | 3611 | 3612 | 3613 | 3614 | 3615 |
| E2 | 3616 | 3617 | 3618 | 3619 | 3620 | 3621 | 3622 | 3623 | 3624 | 3625 | 3626 | 3627 | 3628 | 3629 | 3630 | 3631 |
| E3 | 3632 | 3633 | 3634 | 3635 | 3636 | 3637 | 3638 | 3639 | 3640 | 3641 | 3642 | 3643 | 3644 | 3645 | 3646 | 3647 |
| E4 | 3648 | 3649 | 3650 | 3651 | 3652 | 3653 | 3654 | 3655 | 3656 | 3657 | 3658 | 3659 | 3660 | 3661 | 3662 | 3663 |
| E5 | 3664 | 3665 | 3666 | 3667 | 3668 | 3669 | 3670 | 3671 | 3672 | 3673 | 3674 | 3675 | 3676 | 3677 | 3678 | 3679 |
| E6 | 3680 | 3681 | 3682 | 3683 | 3684 | 3685 | 3686 | 3687 | 3688 | 3689 | 3690 | 3691 | 3692 | 3693 | 3694 | 3695 |
| E7 | 3696 | 3697 | 3698 | 3699 | 3700 | 3701 | 3702 | 3703 | 3704 | 3705 | 3706 | 3707 | 3708 | 3709 | 3710 | 3711 |
| E8 | 3712 | 3713 | 3714 | 3715 | 3716 | 3717 | 3718 | 3719 | 3720 | 3721 | 3722 | 3723 | 3724 | 3725 | 3726 | 3727 |
| E9 | 3728 | 3729 | 3730 | 3731 | 3732 | 3733 | 3734 | 3735 | 3736 | 3737 | 3738 | 3739 | 3740 | 3741 | 3742 | 3743 |
| EA | 3744 | 3745 | 3746 | 3747 | 3748 | 3749 | 3750 | 3751 | 3752 | 3753 | 3754 | 3755 | 3756 | 3757 | 3758 | 3759 |
| EB | 3760 | 3761 | 3762 | 3763 | 3764 | 3765 | 3766 | 3767 | 3768 | 3769 | 3770 | 3771 | 3772 | 3773 | 3774 | 3775 |
| EC | 3776 | 3777 | 3778 | 3779 | 3780 | 3781 | 3782 | 3783 | 3784 | 3785 | 3786 | 3787 | 3788 | 3789 | 3790 | 3791 |
| ED | 3792 | 3793 | 3794 | 3795 | 3796 | 3797 | 3798 | 3799 | 3800 | 3801 | 3802 | 3803 | 3804 | 3805 | 3806 | 3807 |
| EE | 3808 | 3809 | 3810 | 3811 | 3812 | 3813 | 3814 | 3815 | 3816 | 3817 | 3818 | 3819 | 3820 | 3821 | 3822 | 3823 |
| EF | 3824 | 3825 | 3826 | 3827 | 3828 | 3829 | 3830 | 3831 | 3832 | 3833 | 3834 | 3835 | 3836 | 3837 | 3838 | 3839 |
| F0 | 3840 | 3841 | 3842 | 3843 | 3844 | 3845 | 3846 | 3847 | 3848 | 3849 | 3850 | 3851 | 3852 | 3853 | 3854 | 3855 |
| F1 | 3856 | 3857 | 3858 | 3859 | 3860 | 3861 | 3862 | 3863 | 3864 | 3865 | 3866 | 3867 | 3868 | 3869 | 3870 | 3871 |
| F2 | 3872 | 3873 | 3874 | 3875 | 3876 | 3877 | 3878 | 3879 | 3880 | 3881 | 3882 | 3883 | 3884 | 3885 | 3886 | 3887 |
| F3 | 3888 | 3889 | 3890 | 3891 | 3892 | 3893 | 3894 | 3895 | 3896 | 3897 | 3898 | 3899 | 3900 | 3901 | 3902 | 3903 |
| F4 | 3904 | 3905 | 3906 | 3907 | 3908 | 3909 | 3910 | 3911 | 3912 | 3913 | 3914 | 3915 | 3916 | 3917 | 3918 | 3919 |
| F5 | 3920 | 3921 | 3922 | 3923 | 3924 | 3925 | 3926 | 3927 | 3928 | 3929 | 3930 | 3931 | 3932 | 3933 | 3934 | 3935 |
| F6 | 3936 | 3937 | 3938 | 3939 | 3940 | 3941 | 3942 | 3943 | 3944 | 3945 | 3946 | 3947 | 3948 | 3949 | 3950 | 3951 |
| F7 | 3952 | 3953 | 3954 | 3955 | 3956 | 3957 | 3958 | 3959 | 3960 | 3961 | 3962 | 3963 | 3964 | 3965 | 3966 | 3967 |
| F8 | 3968 | 3969 | 3970 | 3971 | 3972 | 3973 | 3974 | 3975 | 3976 | 3977 | 3978 | 3979 | 3980 | 3981 | 3982 | 3983 |
| F9 | 3984 | 3985 | 3986 | 3987 | 3988 | 3989 | 3990 | 3991 | 3992 | 3993 | 3994 | 3995 | 3996 | 3997 | 3998 | 3999 |
| FA | 4000 | 4001 | 4002 | 4003 | 4004 | 4005 | 4006 | 4007 | 4008 | 4009 | 4010 | 4011 | 4012 | 4013 | 4014 | 4015 |
| FB | 4016 | 4017 | 4018 | 4019 | 4020 | 4021 | 4022 | 4023 | 4024 | 4025 | 4026 | 4027 | 4028 | 4029 | 4030 | 4031 |
| FC | 4032 | 4033 | 4034 | 4035 | 4036 | 4037 | 4038 | 4039 | 4040 | 4041 | 4042 | 4043 | 4044 | 4045 | 4046 | 4047 |
| FD | 4048 | 4049 | 4050 | 4051 | 4052 | 4053 | 4054 | 4055 | 4056 | 4057 | 4058 | 4059 | 4060 | 4061 | 4062 | 4063 |
| FE | 4064 | 4065 | 4066 | 4067 | 4068 | 4069 | 4070 | 4071 | 4072 | 4073 | 4074 | 4075 | 4076 | 4077 | 4078 | 4079 |
| FF | 4080 | 4081 | 4082 | 4083 | 4084 | 4085 | 4086 | 4087 | 4088 | 4089 | 4090 | 4091 | 4092 | 4093 | 4094 | 4095 |