
# EXTERNAL SPECIFICATIONS Q64

		12 and Aller And And
1	ER-0382-14	LUM 24 32 24 -3-3
2	PPR-0382-20	5. L- 10 1/A/83 3183 2-082 3A1/03
A	PR-0382-27	WP 4/25/83




OF 9

۰...

FORM 404 04/82

1

SHEET



SCALE

DO NOT SCALE DRAWING

FINISH:

MATERIAL:

#### 1.0 INTRODUCTION

The Q64 a Central Processing Unit for standard Qantel Systems. It is a bit-slice processor based on the AMD 2901B chip. It contains ROM microcode to interpret the standard Qantel macro instruction language. It is designed to be at least 4 times faster than the Q29B.

It can interface any of the I/O controllers supported on the Q29B or Q30. Main memory capacity is 4M or 16M bytes, depending on the chip used. A new programmer's test panel will be available for debugging macro programs on the Q64.

# 1.1 RELATED DOCUMENTS

A52066-001 Design Specification, CPU Q64 A52067-001 Design Specification, NEM Q64A A52069-001 Microword Specification & Assembly Language, Q64 A51073-001 Firmware Specification, Q64 A51074-001 Firmware Development System, Q64 L51067-001 Microcode Listing, Q64

# 2.0 MACHINE LANGUAGE COMPATIBILITY

- All machine instructions available on the Q29B and Q30 processors are implemented on the Q64. All instructions, except where noted, operate exactly as on the Q30.
- 2. The Machine Identification value is \$000005.
  - 3. The Read Fast and Write Fast I/O instructions can operate at speeds up to 800 nanoseconds per byte.
  - 4. Six new "immediate" instructions are implemented.
  - Indirect addressing is allowed to chain up to 15 levels. After 15, it is assumed to be excessive and an error condition is generated.
  - 6. The 16 base registers are each 24 bits to address up to 16M bytes.

GHEET	DRAWING NO.	REV
2 ar 9	A51072-001	

38M 402

A Mohant Data Scarces Concern

## 3.0 POWER-ON / IPL

At power-on or when the IPL button is pressed, the CPU performs the following operations:

- 1. CPU diagnostic tests;
- 2. Sets base registers to banks A/C;
- Resets all I/O controllers (0-F);
- 4. Reads from device 0;
- 5. Branches to fetch the first Qantel instruction, usually from location 0 of main memory.

The data entered on device 0 may have several forms. If the data is all spaces, then the CPU will bootstrap to disk 0D. If the data consists of two hexadecimal characters, the CPU bootstraps to the disk with this device number (eg, 1D or 0C).

Otherwise, the data should be hexadecimal Qantel machine language instructions. The data is packed, two hex digits per byte, and placed starting at location 0 in memory. Non-hex characters (except Q and ') are ignored. Execution of Qantel code begins at location 0 (usually).

If a 'Q' is encountered, then the next 4 characters form a hexadecimal address. This address is used as the location to place the subsequent data. As a special case, if Q is the first nonblank character entered, then the hex address following the Q is used as the execution start address for the Qantel machine code.

If a quote (') is encountered, then the following data characters are interpreted as ASCII and placed directly into memory (with no packing). No characters are ignored. ASCII mode is terminated by another quote.

## 3.1 <u>IPL</u>

When the IPL Button is pressed, the current Qantel Program Counter is placed into locations 30 and 31 of memory. This is for diagnostic purposes to find where the program was executing when IPL'ed. The value may be several bytes into the current instruction.

			•		•
		BHEET	DRAWING NO.	1	
•	• •	3	A51072-001		A

RM 402

## 4.0 BASE REGISTERS AND MEMORY ADDRESSING

The Q64 contains 256 24-bit base registers. They are implemented as 16 sets, each containing 16 registers. These sets are designed to be used for faster context switching. (Only set 0 is implemented at this time.) 24 bits allow addressing up to 16M bytes of main memory.

The Q64 microcode reserves the first 4K bytes of memory for its priviledged use (diagnostics, test panel interface, etc.). This is transparent to the macro code programmer. All macro instructions which load base registers automatically add \$1000 to the value loaded. \$1000 is subtracted when the value is read back.

As in the Q29B and Q30, the logical 15-bit address presented by the macro code consists of:

Upon each memory access, the ll-bit displacement is added to the contents of the 24-bit base register specified to form the 24-bit effective memory address.

#### J.O ERROR CONDITIONS

4 402

If the Q64 detects an error condition during execution, it will issue a Reset I/O to all devices and write a brief error message to device 0. The messages available are:

ILLEGAL Illegal macro instruction

INDIRECT Excessive indirect addressing chain

MEM PAR ERR Memory parity error

SHEET	DRAWING NO.	
. 4 or 9	A51072-001	A

# 6.0 MACHINE LANGUAGE INSTRUCTION SET

•

The macro instruction set is downward compatible with the Q30. The instruction set is listed below with new instructions flagged by an N. The "Defined" column indicates where the instruction is defined: (R) Real Manual, (Q29) Q29B Design Spec, (Q30) Q30 Design Spec, (Q64) this document, or (Q7.5) Q7.5 Functional Description.

•	Object Co	ode		Instruction	Mnemonic	Def
		aaaa0d		Read	RD	R
	XXXXFl	aaaa0d		Read Hex	RHX	R
	ccccF2	aaaa0d		Read with Count	RDC	R.
	ccccF3	aaaa0d		Read Hex with Count	RHC	R
•		bbbb0x		CRC Calculation	CRC	Q29
	CCCCF4		aaaa	Read Fast	RDF	<b>Q</b> 30
	CCCCF6	aaaa0d		Add Decimal	ADD	R
	[bbbbFL]			Subtract Decimal	SBD	R
	[bbbbFL]				MPY	R
	[bbbbFL]			Multiply Decimal Divide Decimal	DIV .	R
	[bbbbFL]				LD	R
	[bbbbFL]			Load Decimal	STA	R
		aaaa6L		Store Accumulator		R
	bbbbFL	aaaa6L		Move	MOV CMP	R R
	[bbbbFL]			Compare		R
		aaaa80.		Disk Seek	SEK	R .
		aaaa81	ad	Disk Bootstrap	DBS	R
		aaaa82		Load Base Register	LBR	R R
	OcccFx	aaaa82		Translate	TRN	
	bbbbFL	aaaa83	LL	Search Equal	SEQ	R ·
	[bbbbFL]	aaaa84		Compare Numeric	CN	R
	[bbbbFL]	aaaa85		Compare Zone	CZ	R
	•	0dss86		Read Status 2	RS2	R
•		ldss86		Read Identification	RID	Q29
5	bbbbF0	аааа8б		Load Immediate	LDI	R
	bbbbFl	aaaa86		Add Immediate	ADI	Ŕ
	bbbbF2	aaaa86		Subtract Immediate	SBI	R
	bbbbF3	aaaa86		Move Immediate	MVI	029
N	bbbbF4	aaaa86		And Immediate	ANI	<u>Q</u> 64
N	bbbbF5	aaaa86		Or Immediate	ORI	Q64
N	bbbbF6	aaaa86		Xor Immediate	XRI	Q64
N	bbbbF7	аааа8б		Test Bit Immediate	TBI	Q64
N	bbbbF8	aaaa86		Compare Immediate, 1 byte	CPl	Q64
N	bbbbF9	aaaa86		Compare Immediate, 2 bytes	CP2	Q64
••		aaaa87		Read Base Register	RBR	R
	CCCCFÛ	bbbb87	aaaa	Translate Right	TR	R
	ccccF2	bbbb87		Scan Unequal Right	SNR	R
	ccccF3	bbbb87		Scan Equal Right	SER	R
	ccccF4	bbbb87		Fill Right	FR	R
	ccccF5	bbbb87		Move Right	MR	R
				-		

SHEET ORAWING NO. 5 of 9 A51072-001

A

.

....

1.484-

A

		¢		a Mohanik Data Sciences Company	•		
•	Object (	Code		Instruction	Mnemor	nic Def	
	ccccF6	bbbb87	2222	Exchange Right	W.D.		-
	ccccF7	bbbb87			XR	R	
	CCCCF8	bbbb87			CR	R	. –
	ccccF9	bbbb87			TL	R	
	CCCCFA	bbbb87		Hex to Ascii Conversion	HAC	Q29	
	CCCCFB	bbbb87			SNL	R	
	CCCCFC	bbbb87		▲	SEL .	R	•
	CCCCFD	500087 555597	aaaa	Fill Left Move Left	FL	R	
	CCCCFE	bbbb87			ML	R ·	
	CCCCFF			Exchange Left	XL	. R	
		bbbb87	dddd	Compare Left	CL	R	
	bbbbF0	· aaaa88		Scan Interrupt	SCI ·	R	4
	DODDEO	aaaa88		Load Base Register & Branch	LBB	R	
	<b>P</b> 0	SSSS89		Return from Subroutine	RET	R	
	SSSSFO	aaaa89		Subroutine Call .	SUB	R	
	SSSSF1	aaaa89		Pull Data	PUL	R	
	SSSSF2			Push Data	PSH	R	
	SSSSF3	aaaa89	•	Pop Data	POP	R	
		aaaa8A		Increment by 1	INL	<b>R</b> .	
	tttFO	aaaa8A		Branch on Table	BT	Q29	
	bbbbF1	aaaa8A	•	Loader Relocation	LDR	Q29	
		aaaa8B		Decrement by 1	DCl	R	
	CCCCFO	SSSS8B			LBL	Q29	
	ccccF1	SSSS8B	1111	Read Base List	RBL	Q29	
	•	aaaa8C		Increment by 2	IN2	R	
		aaaa8D		Decrement by 2	DC2	R	
	<b>555600</b>	aaaa8E.		Increment by 3	IN3	R	•
	bbbbFL	aaaa8E		Get Parameters	GPT	Q29	<b>N</b> ar
	<b></b>	aaaa8F		Decrement by 3	· DC3	R	
	bbbbFL [bbbbFx]	aaaa8F		Base Register Convert	BRC	Q29	
	[bbbbFx]			And	AND	R	. *
				Or Evelusion Or	OR	R	
	[bbbbFx] [bbbbFx]			Exclusive Or	XOR	R	
	[bbbbFL]			Test Bit Neve Numeric	TBT	R	
	[bbbbFL]	aaaa94		Move Numeric	MN MZ	· R	
	[bbbbFx]	aaaa95 aaaa96		Move Zone	CD	. R	
	[DDDDLY]	aaaa90 aaaa97		Compare Decimal Shift Bit Left		R R	
	CCCCFL	aaaa97		Shift Field Left	SBL SHL		
	000011	aaaa98		Shift Bit Right	SBR	R R	
	CCCCFL	aaaa98		Shift Field Right	SHR	R	
	[bbbbFL]	aaaa99		Edit	EDT	R	
	bbbbFL	aaaa9A		Unedit	UED		
	[bbbbFL]		•	Pack	PAK	R R	
	[bbbbFL]			Unpack	- UPK	R	•'
	(	Odss9D		I/O Execute	IOX	Q7.5	
		ldss9D		Device Control	CTL	R .	
		2dss9D	·	Set Read	SRD	R	
		4dvv9D	•	Status In	SIN	R	
		xdxx9E		Reset I/O	RIO	R	
		xxxx9F		Return from Interrupt	RTI	R	
	XXXXFO	xxxx9F		Disable Interrupts	DI	Q29	
		•			•		ſ
				• •		•	

DRAWING NO. SHEET . • A51072-001 6 or 9 ۰.

RM 402

· : • •

۰

& Mahanis Delli Sciences Company

_	Object C	ode	Instruction	Mnemonic	Def
	XXXXF1	XXXX9F	Enable Interrupts 1	EI	Q29
	XXXXF2	XXXX9F		EI2	Q29
		aaaaAO	No Operation	NOP	R
		aaaaAl	Branch on Overflow	BOV	R
		aaaaA2	Branch on Minus	BMI	R
		aaaaA3	Branch on Nonzero	BNZ	R
		aaaaA4	Branch on Zero	BZ	R
		aaaaA5	Branch on Not Minus	BNM	R
		aaaaA6	Branch on No Overflow	BNO	R
		aaaaa7	Branch Unconditional	BRU	R
		aaaaA8	Halt & Branch	HLT	R
		aaaaA9	Branch and Link	BLI	R
		aaaaAA	Branch on Plus	BP	R
		XXXXAC	Set Bank C	BKC	R
		XXXXAD	Set Bank D	BKD	R
		XXXXAE	Set Bank E	BKE	R
		aaaaAF	Branch on Not Plus	BNP	<b>R</b> •
		aaaaBd	Write	WR	R
	XXXXF1	aaaaBd	Write Hex	WHX	R
	ccccF2	aaaaBd	Write with Count	WRC	R
	ccccF3	aaaaBd	Write Hex with Count	WHC	R
	ccccF4	aaaaBd ·	Read Check	RCH	Q29
	ccccF6	aaaaBd	Write Fast	WRF	Q30 .
	[bbbbFL]	aaaaCL 02	Load Binary	LDB	Q29
	[bbbbPL]	aaaaCL 03	Multiply Binary	MPB	Q29
		aaaaCL 04	Divide Binary	DVB	Q29
		aaaaCL 05	Binary to Decimal Conversion	BDV	Q29
	[bbbbFL]	aaaaCL 06	Decimal to Binary Conversion	DBV	Q29 .
		aaaaCx 07	Machine Identification	MID	029
	bbbbFm	aaaaCL 07 cccc ddee	Key Search	KSR	Q29
	[bbbbFL]	••••	Add Binary	ADB	R
	(bbbbFL)		Subtract Binary	SBB	R

## 6.1 NEW INSTRUCTION SUMMARY

ANI	And Immediate		
ORI	Or Immediate		
XRI	Xor Immediate		
TBI	Test Bit Immediate		
CPl	Compare Immediate,	1	byte
CP2	Compare Immediate,	2	bytes

The new instructions are described on the following pages.

SHEET	DRAWING NO.	REV
 <b>7 or</b> 9	A51072-001	A

4 402



MDS .....

## 6.2 <u>NEW INSTRUCTION DESCRIPTIONS</u>

### 6.2.1 AND IMMEDIATE

#### ANI value;address

#### bbbbF4 aaaa86

This instruction performs a logical 1-byte AND between the value in the A-operand with the contents of the B-operand address. The resulting byte is placed in the B field. The Nonzero flag is set according to the result of the operation.

## 6.2.2 OR IMMEDIATE

ORI value;address

#### bbbbF5 aaaa86

This instruction performs a logical 1-byte OR between the value in the A-operand with the contents of the B-operand address. The resulting byte is placed in the B field. The Nonzero flag is set according to the result of the operation.

#### 6.2.3 XOR IMMEDIATE

#### XRI value; address

#### bbbbF6 aaaa86

This instruction performs a logical 1-byte exclusive OR between the value in the A-operand with the contents of the B-operand address. The resulting byte is placed in the B field. The Nonzero flag is set according to the result of the operation.

#### 6.2.4 TEST BIT IMMEDIATE

TBI value; address

#### bbbbF7 aaaa86

This instruction performs a logical 1-byte Test Bit (AND) between the value in the A-operand with the contents of the B-operand address. The Nonzero flag is set according to the result of the operation. The B field is not modified.

•	SHEET	DRAWING NO.	REV	7
	8 or 9	A51072-001	A	-



# 6.2.5 COMPARE IMMEDIATE 1 BYTE

# CPl value; address bbbbF8 aaaa86

The 1-byte value specified as the A-operand is compared with the contents of the B-operand field. The comparison is for exactly one byte. The Nonzero flag is set if they are not equal. The Minus flag is set if the A-operand value is greater than B's contents.

#### 6.2.6 COMPARE IMMEDIATE 2 BYTES

CP2 value; address bbbbF9 aaaa86

• The 2-byte value specified as the A-operand is compared with the contents of the B-operand field. The comparison is for two bytes. The Nonzero flag is set if they are not equal. The Minus flag is set if the A-operand value is greater than B's contents.

• •	SHEET	DRAWING NO.	REV
	9 or 9	A51072-001	A