

PM-REV11 Console Bootstrap
ROM Module Manual



**Plessey
Peripheral
Systems**

PM-REV11 Console Bootstrap ROM Module Manual

September 1978 Revision A

Copyright © Plessey Peripheral Systems

The information hereon is the property of PLESSEY PERIPHERAL SYS.
Transmittal receipt or possession of the information does not comply,
license, or imply any rights to use, sell, or manufacture from this infor-
mation and no reproduction or publication of it, in whole or in part, shall
be made without written authorization from PLESSEY PERIPHERAL SYS.

SIZE

A

CODE IDENT NO.

52648

DWG NO.

MA 701665

SCALE

REV

A

SHEET

0-0



Preface

This manual provides the information needed to install and operate the PM-REV11 Console Bootstrap ROM Module manufactured by Plessey Peripheral Systems, Irvine, California.

The information hereon is the property of PLESSEY PERIPHERAL SYS. Transmittal receipt or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or in part, shall be made without written authorization from PLESSEY PERIPHERAL SYS.

SIZE

CODE IDENT NO.

DWG NO.

A

52648

MA 701665

SCALE

REV

A

SHEET

0-1



Contents

SECTION 1 - GENERAL INFORMATION

1.1	INTRODUCTION.....	1-1
1.2	GENERAL DESCRIPTION.....	1-1
1.2.1	BOOTSTRAP ROM.....	1-2
1.2.2	SWITCH REGISTER.....	1-2
1.2.3	DMA REFRESH.....	1-2
1.2.4	BUS TERMINATOR.....	1-2
1.3	SPECIFICATIONS.....	1-3
1.3.1	PHYSICAL SPECIFICATIONS.....	1-3
1.3.2	ENVIRONMENTAL SPECIFICATIONS.....	1-3
1.3.3	POWER REQUIREMENTS.....	1-3

SECTION 2 - INSTALLATION

2.1	UNPACKING AND INSPECTION.....	2-1
2.2	INSTALLATION AND SWITCH SETTINGS.....	2-1
2.2.1	ROM BANK ADDRESSING.....	2-1
2.2.2	BACKPLANE INSTALLATION.....	2-2
2.2.3	DMA REFRESH.....	2-3
2.2.4	SWITCH REGISTER OPTION.....	2-3
2.2.5	MODULE INSTALLATION.....	2-3

SECTION 3 - FUNCTIONAL DESCRIPTION

3.1	BOOTSTRAP ROM OPERATION.....	3-1
3.1.1	BANK 0 ADDRESSING.....	3-1
3.1.2	BANK 1 ADDRESSING.....	3-4
3.2	DMA REFRESH OPERATION.....	3-6
3.3	SWITCH REGISTER.....	3-6
3.4	BUS TERMINATION.....	3-8

The information hereon is the property of PLESSEY PERIPHERAL SYS. Transmittal receipt or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or in part, shall be made without written authorization from PLESSEY PERIPHERAL SYS.

SIZE	CODE IDENT NO.	DWG NO.
A	52648	MA 701665
SCALE	REV	SHEET
	A	0-2



APPENDIX A - PARTS LIST

APPENDIX B - ASSEMBLY DRAWING

APPENDIX C - SCHEMATIC DIAGRAMS

The information hereon is the property of PLESSEY PERIPHERAL SYS. Transmittal receipt or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or in part, shall be made without written authorization from PLESSEY PERIPHERAL SYS.

SIZE

CODE IDENT NO.

DWG NO.

A

52648

MA 701665

SCALE

REV

A

SHEET

0-3

Tables

Table 2-1:	Bank 0 and Bank 1 Disabled.....	2-1
Table 2-2:	DMA Refresh Option.....	2-3
Table 2-3:	Switch Register Disable.....	2-3
Table 3-1:	Bank 0 Addressing.....	3-2
Table 3-2:	SW2 Positions for Bank 0 Addressing and ON/OFF State for Example 2.....	3-4
Table 3-3:	Bank 1 Addressing.....	3-5
Table 3-4:	SW2 Positions for Bank 1 Addressing and ON/OFF State for Example 3.....	3-6
Table 3-5:	Switch Register Connector Pin Designations.....	3-7

Figures

Figure 2-1:	Switch Locations.....	2-2
Figure 3-1:	PROM Addressing.....	3-3
Figure 3-2:	Pin Designations.....	3-7
Figure 3-3:	Bus Termination.....	3-8

The information hereon is the property of PLESSEY PERIPHERAL SYS.
Transmittal receipt or possession of the information does not comply,
license, or imply any rights to use, sell, or manufacture from this infor-
mation and no reproduction or publication of it, in whole or in part, shall
be made without written authorization from PLESSEY PERIPHERAL SYS.

SIZE	CODE IDENT NO.	DWG NO.	
A	52648	MA 701665	
SCALE	REV	A	SHEET 0-4



Section 1

General Information

1.1 INTRODUCTION

This manual provides the information needed to install and operate the PM-REV11 Console Bootstrap ROM Module manufactured by Plessey Peripheral Systems, Irvine, CA 92714.

The material is arranged into the following sections:

- Section 1 - General Information

This section contains a brief general description of the PM-REV11 and the specifications of the bootstrap module.

- Section 2 - Installation

This section explains the procedures for equipment installation.

- Section 3 - Functional Description

This section contains a detailed functional description of the PM-REV11 including bank addressing, DMA refresh operation, switch register and bus termination.

- Appendices - Drawings

The appendices contain the parts list, logic diagrams, and assembly drawings required for the maintenance of this unit.

1.2 GENERAL DESCRIPTION

The PM-REV11 is a Bootstrap ROM Loader Q-bus device designed to operate with the DEC LSI-11. There are four configurations of the PM-REV11 which contain various combinations of a bootstrap ROM, Switch Register, DMA Refresh, and Bus Termination. The model configurations are shown on the following page.

The information hereon is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

SIZE	CODE IDENT NO.	DWG NO.
A	52648	MA 701665
SCALE	REV	SHEET
	A	1-1



Model Number	Plessey Reference	Function Devices
PM-REV11A	701665-100	Bootstrap ROM, Switch Register, DMA Refresh, and Bus Terminator
PM-REV11B	701665-101	Bootstrap ROM, DMA Refresh, and Bus Terminator
PM-REV11C	701665-102	Bootstrap ROM, DMA Refresh, and Switch Register
PM-REV11D	701665-103	Bootstrap ROM, DMA Refresh

These different configurations are accomplished by depopulating functions which are not required on the basic PM-REV11 printed circuit board.

1.2.1 Bootstrap ROM

The bootstrap ROM consists of two blocks of 256 x 16 bit words which can be addressed in the upper 4K bank of memory (peripheral). The PM-REV11 bootstrap ROM can be switch selected to respond starting at memory location 173000₈, which is the location accessed by the processor on power-up sequence.

1.2.2 Switch Register

For Switch Register operation, the PM-REV11 is connected to a user supplied bank of 16 switches via the 20-pin connector. The Switches can be accessed at location 177570₈ which corresponds to the console Switch Register.

1.2.3 DMA Refresh

The PM-REV11 has the ability to refresh all semiconductor memories in the system. The PM-REV11 obtains bus control (DMA) and refreshes one row of memory every 30μsec.

1.2.4 Bus Terminator

A 120Ω Bus Terminator is provided in the PM-REV11 versions A and B.

The information hereon is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.


SIZE	CODE IDENT NO.	DWG NO.
A	52648	MA 701665
SCALE	REV	SHEET
	A	1-2



1.3 SPECIFICATIONS

1.3.1 Physical Specifications

The PM-REV11 is contained on a single dual-wide printed circuit board with dimensions as shown below. It is a multi-layer etch board with internal power and ground planes, and logic traces on solder and component sides.



1.3.2 Environmental Specifications

Temperature:

Operating	0°C to 50°C
Nonoperating	-40°C to 85°C

Relative Humidity: 10% to 95% without condensation

1.3.3 Power Requirements

+5VDC 0.8A

The information hereon is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

SIZE

CODE IDENT NO.

DWG NO.

A

52648

MA 701665

SCALE

REV

A

SHEET

1-3



Section 2

Installation

This section provides information for the installation and operation of the PM-REV11 bootstrap ROM module.

2.1 UNPACKING AND INSPECTION

The PM-REV11 is shipped in a special packing carton designed to keep the board from vibrating and to give it maximum protection during shipment. The packing carton should be retained in case the unit requires reshipment.

To unpack the PM-REV11, remove any packing materials and visually inspect for physical damage.

2.2 INSTALLATION AND SWITCH SETTINGS

Refer to Figure 2-1 for switch locations.

2.2.1 ROM Bank Addressing

Bank addressing is determined by switch settings. Refer to Section 3.1.1 for Bank 0 addressing and to Section 3.1.2 for Bank 1 addressing. Each bank can be switch disabled as shown in Table 2-1 below.

SW1 POSITION	FUNCTION	OPTIONS
8	Bank 0 enable	ON = Bank 0 responds when addressed (See Tables 2 and 3)
		OFF = Bank 0 disabled
6	Bank 1 enable	ON = Bank 1 responds when addressed (See Table 4)
		OFF = Bank 1 disabled

Table 2-1: Bank 0 and Bank 1 Disabled

The information hereon is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

SIZE

CODE IDENT NO.

DWG NO.

A

52648

MA 701665

SCALE

REV

A

SHEET

2-1






Figure 2-1: Switch Locations

2.2.2 Backplane Installation

The PM-REV11 can be mounted in the following Q-bus backplanes:

- PM-F11/LS4 Plessey 4-slot backplane
- PM-F11/LS9 Plessey 9-slot backplane
- PM-F11/QU Plessey 9-slot backplane
- H9270 DEC 4-slot backplane
- DDV11-B DEC 9-slot backplane
- H9281 DEC backplane

The information hereon is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

SIZE

CODE IDENT NO.

DWG NO.

A

52648

MA 701665

SCALE

REV

A

SHEET

2-2

2.2.3 DMA Refresh

The DMA refresh option is switch selectable to enable refresh or allow refresh by another source. Refer to Table 2-2 for DMA refresh switch (SW1) selection.

SW1 POSITION	FUNCTION	OPTION
1	Refresh Disable	ON = no refresh OFF = PM-REV11 refreshes

Table 2-2: DMA Refresh Option

If models PM-REV11A or B are to be used to refresh, no other DMA device may be used, and the module should be placed in the last location on the bus. If another DMA device is to be used, models PM-REV11C or D (no bus termination) may be used providing the PM-REV11 has the highest DMA priority.

2.2.4 Switch Register Option

Switch register operation is available with versions PM-REV11A or C. This option can be switch disabled as shown in Table 2-3. Only the switch register interface is supplied with the PM-REV11. The user is responsible for supplying switches, mounting panel and interface cables for the switches.

SW1 POSITION	FUNCTION	OPTION
3	Switch Register Disable	ON = no switch register OFF = switch register read at 1,7570 ₈

Table 2-3: Switch Register Disable

NOTE: On versions REV11B and REV11D, SW1 position 3 must be on.

2.2.5 Module Installation

When addressing and option switches have been set, plug the PM-REV11 module into the appropriate priority backplane slot.

The information hereon is the property of PLESSEY PERIPHERAL SYS. Transmittal receipt or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or in part, shall be made without written authorization from PLESSEY PERIPHERAL SYS.

SIZE

CODE IDENT NO.

DWG NO.

A

52648

MA 701665

SCALE

REV

A

SHEET

2-3



Section 3

Functional Description

3.1 BOOTSTRAP ROM OPERATION

The bootstrap ROM function consists of two banks of 256 words of storage. The two banks (Bank 0 and Bank 1) have different addressing capabilities so each will be described separately. Both banks must reside in the upper 4K of memory (peripheral). Each bank can be individually switch disabled as shown in Table 2-1.

The PM-REV11 is designed to use type SN74S471 PROMS which are organized as 256 x 8. Each bank requires two PROMS. The pin addressing is shown in Figure 3-1. Addresses are high true at PROM's (non-inverted). Data is high true (non-inverted).

3.1.1 Bank 0 Addressing

The starting address of Bank 0 may be placed at any 256 word boundary in upper 4K of memory (160000₈ through 177777₈). Switch 2 (SW2, positions 2, 3, 6, and 7, determine the starting address of Bank 0 and represent address bits A09, A10, A11, and A12 respectively. The size of Bank 0 can be controlled by selecting the final address. SW2 positions 1, 4, 5, and 8, which represent address bits A08, A07, A06, and A05 respectively, control the final address to which Bank 0 will respond. These switch positions allow size increments of 16 words up to 256. Refer to Table 3-1 for address switch settings. See Figure 2-1 for switch locations.

The information hereon is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

SIZE

A

SCALE

CODE IDENT NO.

52648

REV

DWG NO.

MA 701665

A

SHEET

3-1



STARTING ADDRESS

ADDRESS	S2-7	S2-6	S2-3	S2-2	NOTE
160000	ON	ON	ON	ON	
161000	ON	ON	ON	X	
162000	ON	ON	X	ON	
163000	ON	ON	X	X	
164000	ON	X	ON	ON	
165000	ON	X	ON	X	
166000	ON	X	X	ON	
167000	ON	X	X	X	
170000	X	ON	ON	ON	
171000	X	ON	ON	X	
172000	X	ON	X	ON	
173000	X	ON	X	X	POWER-UP ADDRESS
174000	X	X	ON	ON	
175000	X	X	ON	X	
176000	X	X	X	ON	
177000	X	X	X	X	

(X = OFF)

BANK Ø SIZE

ADDRESS	S2-1	S2-4	S2-5	S2-8	BANK SIZE (WORDS)
XXX036	ON	ON	ON	ON	16
XXX076	ON	ON	ON	X	32
XXX136	ON	ON	X	ON	48
XXX176	ON	ON	X	X	64
XXX236	ON	X	ON	ON	80
XXX276	ON	X	ON	X	96
XXX336	ON	X	X	ON	112
XXX376	ON	X	X	X	128
XXX436	X	ON	ON	ON	144
XXX476	X	ON	ON	X	160
XXX536	X	ON	X	ON	176
XXX576	X	ON	X	X	192
XXX636	X	X	ON	ON	208
XXX676	X	X	ON	X	224
XXX736	X	X	X	ON	240
XXX776	X	X	X	X	256

(X = OFF)

Table 3-1: Bank Ø Addressing

The information hereon is the property of PLESSEY PERIPHERAL SYS. Transmittal receipt or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or in part, shall be made without written authorization from PLESSEY PERIPHERAL SYS.

SIZE

CODE IDENT NO.

DWG NO.

A

52648

MA 701665

SCALE

REV

A

SHEET

3-2

EXAMPLE 2: If you choose to have 96 words starting at the 256 word boundary, 173000₈, the first memory location which Bank 0 will respond is 173000₈ which is determined by SW2 positions 2,3,6, and 7. Final location in Bank 0 is 173336₈ (one less than 173340₈) which is determined by SW1 positions 1,4,5, and 8. Bank 0 is 96 (6 x 16) words long. Switch positions and address bits for this example are shown in Table 3-2.

SW2 POSITION	ADDRESS BIT	EXAMPLE STATE
1	A08	ON
2	A09	OFF
3	A10	OFF
4	A07	OFF
5	A06	ON
6	A11	ON
7	A12	OFF
8	A05	OFF

Table 3-2: SW2 Positions for Bank 0 Addressing and ON/OFF State for Example 2.

3.1.2 Bank 1 Addressing

The starting address of Bank 1 is selected similarly to Bank 0 except that there is not provision for size control. When Bank 1 is used it responds to all 256 locations. The starting address can be at any 256 word boundary in the upper 4K (160000₈ through 177776₈) of memory (Refer to Table 3-3 for address switch settings). Switch 2 (SW2) positions 2, 4,5, and 7 represent address bits A09, A10, A11, and A12 respectively.

EXAMPLE 3: If you choose to have 256 words starting at the 256 word boundary, 164000₈, the first memory location to which Bank 1 will respond is 164000₈. Final location in Bank 1 is 164776 (one less than 165000₈). SW2 positions and corresponding address bits are shown in Table 3-2.

The information hereon is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

SIZE

A

SCALE

CODE IDENT NO.

52648

DWG NO.

MA 701665

REV

A

SHEET

3-4

STARTING ADDRESS

ADDRESS	S1-7	S1-5	S1-4	S1-2	NOTE
160000	ON	ON	ON	ON	
161000	ON	ON	ON	X	
162000	ON	ON	X	ON	
163000	ON	ON	X	X	
164000	ON	X	ON	ON	
165000	ON	X	ON	X	
166000	ON	X	X	ON	
167000	ON	X	X	X	
170000	X	ON	ON	ON	
171000	X	ON	ON	X	
172000	X	ON	X	ON	
173000	X	ON	X	X	POWER-UP ADDRESS
174000	X	X	ON	ON	
175000	X	X	ON	X	
176000	X	X	X	ON	
177000	X	X	X	X	

(X = OFF)

Table 3-3: Bank 1 Addressing

The information hereon is the property of PLESSEY PERIPHERAL SYS. Transmittal receipt or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or in part, shall be made without written authorization from PLESSEY PERIPHERAL SYS.

SIZE

A

SCALE

CODE IDENT NO.

52648

DWG NO.

MA 701665

REV

A

SHEET

3-5



SW2 POSITION	ADDRESS BIT	EXAMPLE STATE
7	A12	ON
5	A11	OFF
4	A10	ON
2	A09	ON

Table 3-4: SW2 Positions for Bank 1 Addressing and ON/OFF State for Example 3.

3.2 DMA REFRESH OPERATION

The PM-REV11 is capable of refreshing up to 32K words of dynamic semiconductor memory. Every 30μsec the PM-REV11 requests control of the I/O bus and becomes bus master. After becoming bus master the PM-REV11 logic executes one DMA cycle which refreshes one of 64 rows of memory. The maximum time interval allowed between identical row refreshes is 2 msec. (For 64 rows of memory, 64 rows x 30μsec = 1.92 msec, which meets the interval requirement).

If models PM-REV11A or B are to be used to refresh, no other DMA device may be used, and the module should be placed in the last location on the bus. If another DMA device is to be used, models PM-REV11C or D (no bus termination) may be used providing the PM-REV11 has the highest DMA priority. The DMA refresh option is also switch selectable to enable refresh or allow refresh by another source.

3.3 SWITCH REGISTER

The provision for switch register operation is available with versions PM-REV11A or C. Via connector J1, a bank of 16 external switches can be read at location 177570g. The option can be switch disabled as shown in Table 2-3. The connector pin designations are shown in Figure 3-2. External switches must be high true (high = 5V, low = 0V) and the respective signals are defined in Table 3-5.

The information hereon is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

SIZE

CODE IDENT NO.

DWG NO.

A

52648

MA 701665

SCALE

REV

A

SHEET

3-6




Figure 3-2: Pin Designations

REV11

CONNECTOR PIN	SIGNAL
J1-A	SWR00
↑ B	SWR01
C	SWR02
D	SWR03
E	SWR04
F	SWR05
H	SWR06
J	SWR07
K	SWR08
L	SWR09
M	SWR10
N	SWR11
P	SWR12
R	SWR13
S	SWR14
T	SWR15
U	+5VDC
V	N/C
↓ W	N/C
J1-X	GND

Table 3-5: Switch Register Connector Pin Designations

The information hereon is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

SIZE

A

SCALE

CODE IDENT NO.

52648

DWG NO.

MA 701665

REV

A

SHEET

3-7



3.4 BUS TERMINATION

The PM-REV11A or B contains Bus Termination as shown in Figure 3-3. This configuration terminates bus lines to 3.42 volts and 123Ω .




Figure 3-3: Bus Termination

Termination is provided for all bussed signals on the Q-bus.

The information hereon is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

SIZE

A

CODE IDENT NO.

52648

DWG NO.

MA 701665

SCALE

REV

A

SHEET

3-8

Appendix A

Parts List

PL701665-100 REV. C

The information hereon is the property of PLESSEY PERIPHERAL SYS. Transmittal receipt or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or in part, shall be made without written authorization from PLESSEY PERIPHERAL SYS.

SIZE

A

CODE IDENT NO.

52648

DWG NO.

MA 701665

SCALE

REV

A

SHEET

A-1



QTY REQD	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	SPECIFICATION	CODE IDENT NO.	ZONE	F I N D	S Y M	C/I USAGE					
								C/I CODE	INV ON HAND	P A R	UNIT COST		
1	701664-001	P.W.B / CONSOLE & BOOT ROM BD. PM-REV11				1							
						2							
						3							
1	701339-001	HANDLE				4							
						5							
1	SN7404	I.C. / HEX INVERTER	T.I.			6							
1	SN7408	I.C. / QUAD 2-INPUT AND	↑			7							
2	SN7474	I.C. / DUAL D FLIP FLOP				8							
1	SN74S00	I.C. / QUAD 2-INPUT NAND				9							
1	SN74S04	I.C. / HEX INVERTERS				10							
1	SN74S09	I.C. / QUAD 2-INPUT AND, O.C.				11							
1	SN74S10	I.C. / TRIPLE 3-INPUT NAND	↓			12							
3	SN74S85	I.C. / 4 BIT MAGNITUDE COMPARATORS	T.I.			13							
2	SN74S373	I.C. / OCTAL D LATCHES	T.I.			14							
B	1	SN74S08	I.C. / HEX INVERTER	↑		15							
1	SN74LS393	I.C. / DUAL 4 BIT BINARY COUNTER				16							
3	SN74LS244	I.C. / OCTAL 3 STATE BUFFERS				17							
1	SN74123	I.C. / DUAL MONO. MULTIVIBRATOR	↓			18							
1	SN74175	I.C. / QUAD D FLIP-FLOP	T.I.			19							
1	DS8136	I.C. / 6 BIT COMPARATOR	NATIONAL			20							
4	DS8641	I.C. / QUAD BUS TRANSCEIVER	NATIONAL			21							
2	136000-038	I.C. / QUAD 2-INPUT NAND, O.C.				22							
2	136021-381	I.C. / QUAD NOR RECEIVER				23							
1	NE555	I.C. / TIMER	SIGNETICS			24							
1	100120-002	I.C. / 256 X 8 BIT PROM				25							
1	100120-001	I.C. / 256 X 8 BIT PROM				26							

The information hereon is the property of PLESSEY PERIPHERAL SYS. Transmittal receipt or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or in part, shall be made without written authorization from PLESSEY PERIPHERAL SYS.

SIZE

CODE IDENT NO.

DWG NO.

A

52648

MA 701665

SCALE

REV A

SHEET

A-3

QTY REQD	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	SPECIFICATION	CODE IDENT NO.	ZONE	FINO	SYM	C/I USAGE			
								C/I CODE	INV ON HAND	P A R	UNIT COST
1	RC07GF 101J	RESISTOR/100 Ω , \pm 5%, 1/4 W	MIL-R-11			27					
2	RC07GF 151J	↑ 150 Ω ↑ ↑ ↑				28					
2	RC07GF 181J	180 Ω				29					
2	RC07GF 391J	390 Ω				30					
3	RC07GF 471J	470 Ω				31					
						32					
						33					
1	RC07GF 102J	1K				34					
1	RC07GF 332J	3.3K				35					
3	RC07GF 472J	4.7K				36					
1	RC07GF 103J	10K				37					
1	RC07GF 223J	RESISTOR/22K, \pm 5%, 1/4 W	MIL-R-11			38					
						39					
5	100013-012	RESISTOR MODULE, 180 Ω				40					
5	100013-011	RESISTOR MODULE, 390 Ω				41					
2	750-81-R47K	RESISTOR MODULE, 4.7K Ω	CTS			42					
2	100013-003	RESISTOR MODULE, 1K				43					
						44					
1	3005P-1-103	TRIMPOT, 10K, \pm 10%, 1/2 W	BOURNS			45					
9	CGA103ZDZ	CAPACITOR, .01 μ f	UNITRODE			46					
1	CK05BX 102K	↑ .001 μ f, \pm 10%, 200V	MIL-C-11015			47					
						48					
1	CM05ED 560J03	56 μ f, \pm 5%, 500V	CDE			49					
1	CM05FD 331J03	330 μ f, \pm 5%, 500V	CDE			50					
1	CD15FD 471J05	470 μ f, \pm 5%, 500V	CDE			51					
1	CM05CD 050D03	↓ CAPACITOR, 5 μ f, 500V	CDE			52					

The information hereon is the property of PLESSEY PERIPHERAL SYS. Transmittal receipt or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or in part, shall be made without written authorization from PLESSEY PERIPHERAL SYS.

SIZE

A

SCALE

CODE IDENT NO.

52648

DWG NO.

MA 701665

REV A

SHEET A-4



REV	QTY REQD	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	SPECIFICATION	CODE IDENT NO.	ZONE	FINO	SYM	C/I USAGE				
									C/I CODE	INV ON HAND	P A R	UNIT COST	
	2	150D156 X0020B2	CAPACITOR, 15 μ f, \pm 20%, 20V	SPRAGUE			53						
C	1	138000-001	DIODE				54						
	2	435668-7	SWITCH, DIP, 8 POS	AMP			55						
	1	3428 -1002	CONNECTOR	3M			56						
	2	MS16535- 154	RIVET / TUBULAR OVAL HD .123 DIA X .188 LG ALALY				57						
							58						
	REF	SD701665	SCHEMATIC DIAGRAM				59						
							60						
							61						
							62						
							63						
							64						
							65						

The information hereon is the property of PLESSEY PERIPHERAL SYS. Transmittal receipt or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or in part, shall be made without written authorization from PLESSEY PERIPHERAL SYS.

SIZE

CODE IDENT NO.

DWG NO.

A

52648

MA 701665

SCALE

REV

A

SHEET

A-5



Appendix B

Assembly Drawing

701665 REV. C

The information hereon is the property of PLESSEY PERIPHERAL SYS. Transmittal receipt or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or in part, shall be made without written authorization from PLESSEY PERIPHERAL SYS.

SIZE

A

CODE IDENT NO.

52648

DWG NO.

MA 701665

SCALE


REV

A

SHEET

B-1





JUMPER LIST	
FROM	TO
U34-3	U12-4(PIN)
U34-2	U6-6
U34-1	U4-1
U34-7	U4-7
U34-14	U4-14

The information hereon is the property of PLESSEY PERIPHERAL SYS. Transmittal receipt or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or in part, shall be made without written authorization from PLESSEY PERIPHERAL SYS.

SIZE

CODE IDENT NO.

DWG NO.

A

52648

MA 701665

SCALE

REV

A

SHEET

B-2




Appendix C

Schematic Diagrams

SD701665 REV. C

The information hereon is the property of PLESSEY PERIPHERAL SYS. Transmittal receipt or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or in part, shall be made without written authorization from PLESSEY PERIPHERAL SYS.	SIZE	CODE IDENT NO.	DWG NO.
	A	52648	MA 701665
SCALE	REV	A	SHEET C-1





The information herein is the property of PLESSEY MICROSYSTEMS. Transmittal receipt or possession of the information does not constitute, in whole or in part, any right to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or in part, shall be made without written authorization from PLESSEY MICROSYSTEMS.


REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
		SEE SHEET 1		

SIZE	CODE IDENT NO.	DWG NO.
D	52648	SD701665
SCALE	REV C	SHEET 2 OF 3
		DISTR NO.

The information herein is the property of PLESSEY MICROSYSTEMS. Transmittal receipt or possession of the information does not constitute license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or in part, shall be made without written authorization from PLESSEY MICROSYSTEMS.

BOOT ROM

REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
		SEE SHEET 1		



(2/B2)
A12
A11
A10
A09

(2/C2)
A05
A06
A07
A08

(2/B2)
A12
A11
A10
A09

(5/AB,D3) BSTH
(5/BB) SEL SRL
(5/AB) SYNCH
(5/D3) DINH
(4/C1) REFL

A08
A07
A06
A05
A04
A03
A02
A01

DA015 (2/A7)
DA014 (2/A7)
DA013 (2/B7)
DA012 (2/B7)
DA011 (2/A7)
DA010 (2/A7)
DA009 (2/B7)
DA008 (2/B7)

DA007 (2/B7)
DA006 (2/C7)
DA005 (2/C7)
DA004 (2/C7)
DA003 (2/D7)
DA002 (2/D7)
DA001 (2/D7)
DA000 (2/D7)

BRPLYL (5/C5/6/C6)
AFZ BRPLYL

LODOENL (2/C8)

SIZE	CODE IDENT NO.	DWG NO.
D	52648	SD701665
SCALE	REV C	SHEET 3 OF 4


SD701665

C-4

REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
		SEE SHEET 1		

DMA REFRESH LOGIC

The information herein is the property of PLESSEY MICROSYSTEMS. Transmittal receipt or possession of the information does not constitute, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or in part, shall be made without written authorization from PLESSEY MICROSYSTEMS.







SIZE	CODE IDENT NO.	DWG NO.
D	52648	SD701665
SCALE	REV C	SHEET 1 OF 5

REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
		SEE SHEET 1		

The information herein is the property of PLESSEY MICROSYSTEMS. Transmitted receipt or possession of this information does not constitute, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or in part, shall be made without written authorization from PLESSEY MICROSYSTEMS.

SWITCH REGISTER LOGIC




SIZE	CODE IDENT NO.	DWG NO.
D	52648	SD701665
SCALE:	REV C	SHEET 5 OF
		DISTR NO.

The information herein is the property of PLESSEY MICROSYSTEMS. Transmitted receipt or possession of the information does not imply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or in part, shall be made without written authorization from PLESSEY MICROSYSTEMS.

REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
		SEE SHEET 1		

BUS TERMINATION



SIZE	CODE IDENT NO.	DWG NO.
D	52648	SD701665
SCALE: —	REV C	SHEET 6 OF 7
		DISTR NO.

NORTH AMERICAN SALES OFFICES

CALIFORNIA:	<u>Irvine</u>	(714) 540-9945
	<u>Mountain View</u>	(415) 968-3681
	<u>San Diego</u>	(714) 223-5667
	<u>Woodland Hills</u>	(213) 992-5005
FLORIDA:	<u>Orlando</u>	(305) 859-7500
ILLINOIS:	<u>Schiller Park</u>	(312) 671-4554
MARYLAND:	<u>Gaithersburg</u>	(301) 840-9455
MASSACHUSETTS:	<u>Waltham</u>	(617) 890-2654
MICHIGAN:	<u>Troy</u>	(313) 643-0420
MINNESOTA:	<u>Minneapolis</u>	(612) 881-0190
NEW JERSEY:	<u>South Plainfield</u>	(201) 757-2211
NEW MEXICO:	<u>Albuquerque</u>	(505) 294-5790
TEXAS:	<u>Dallas</u>	(214) 387-0229
WASHINGTON:	<u>Olympia</u>	(206) 866-2001
CANADA:	<u>Mississauga</u>	(416) 677-5410

EUROPEAN SALES OFFICES

BELGIUM:	<u>Zaventem</u>	(02) 720 90 38
DENMARK:	<u>Copenhagen</u>	(01) 12 48 03
FINLAND:	<u>Helsinki</u>	(090) 58 51 33
FRANCE:	<u>Paris</u>	(01) 776 4334
WEST GERMANY:	<u>Munich</u>	(089) 2362 1
	<u>Cologne</u>	(0221) 58 50 07
	<u>Hamburg</u>	(04531) 12 73 4
	<u>Eschborn</u>	(06196) 48777
	<u>W. Berlin</u>	(030) 24 72 12
	<u>Milan</u>	(02) 688 2334
ITALY:	<u>Turin</u>	(011) 61 63 33
	<u>Zeist</u>	(03404) 21 344
HOLLAND:	<u>Oslo</u>	(02) 15 00 90
NORWAY:	<u>Madrid</u>	(01) 433 24 12
SPAIN:	<u>Stockholm</u>	(08) 23 55 40
SWEDEN:	<u>Geneva</u>	(022) 82 55 30
SWITZERLAND:	<u>Northampton</u>	(0604) 62175
	<u>Tolworth (Surrey)</u>	(01) 330-4100
ENGLAND:	<u>Manchester</u>	(061) 440-8485
	<u>Vienna</u>	(0222)63 45 75
AUSTRIA:		

OVERSEAS SALES OFFICES

AUSTRALIA:	<u>Sydney</u>	929-8299
SOUTH AFRICA:	<u>Johannesburg</u>	724-7241
INDIA:	<u>Madras</u>	81 07 41
PAKISTAN:	<u>Karachi</u>	43 73 15

(SERVICE CENTERS ARE UNDERLINED)

FORM 000081