## RF Signal Processing Servo Amplifier for CD Player

## Description

The CXA1372BQ/BS is a bipolar IC developed for RF signal processing (focus OK, mirror, defect detection, EFM comparator) and various servo control.

## Features

- Dual $\pm 5 \mathrm{~V}$ and single 5 V power supplies
- Low power consumption
- Fewer external parts
- Disc defect countermeasure circuit
- Fully compatible with the CXA1182 for microcomputer software


## Functions

- Auto asymmetry control
- Focus OK detection circuit
- Mirror detection circuit
- Defect detection, countermeasure circuit
- EFM comparator
- Focus servo control
- Tracking servo control
- Sled servo control


## Structure

Bipolar silicon monolithic IC


Absolute Maximum Ratings $\left(\mathrm{Ta}=25^{\circ} \mathrm{C}\right)$

- Supply voltage Vcc - Vee 12 V
- Operating temperature
Topr $\quad-20$ to $+75 \quad{ }^{\circ} \mathrm{C}$
- Storage temperature

Tstg $\quad-65$ to $+150 \quad{ }^{\circ} \mathrm{C}$

- Allowable power dissipation

Pd 457 (CXA1372BQ) mW
833 (CXA1372BS) mW

Recommended Operating Conditions
$\begin{array}{lll}\text { Vcc - Vee } & 3.6 \text { to } 11 & \text { V } \\ \text { Vcc - Dgnd } & 3.6 \text { to } 5.5 & \text { V }\end{array}$

## Block Diagram



## Pin Configuration

CXA1372BQ


CXA1372BS


Pin Description

| Pin No. |  | Symbol | 1/O | Equivalent circuit | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Q | S |  |  |  |  |
| 1 | 7 | VC | 1 |  | Center voltage input. <br> For dual power supplies: GND <br> For single power supply: <br> (Vcc + GND)/2 |
| 2 | 8 | FGD | 1 |  | Connects a capacitor between this pin and Pin 3 to cut high-frequency gain. |
| 3 | 9 | FS3 | 1 |  | The high-frequency gain of the focus servo is switched through FS3 ON and OFF. |
| 4 | 10 | FLB | 1 | (4) | External time constant to boost the low frequency of the focus servo. |
| 5 | 11 | FEO | 0 |  | Focus drive output. |
| 11 | 17 | TAO | 0 |  | Tracking drive output. |
| 14 | 20 | SLO | O |  | Sled drive output. |
| 6 | 12 | FE- | 1 |  | Inverted input for focus amplifier. |


| Pin No. |  | Symbol | 1/O | Equivalent circuit | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Q | S |  |  |  |  |
| 7 | 13 | SRCH | 1 |  | External time constant for forming the focus search waveforms. |
| 8 | 14 | TGU | 1 |  | External time constant for selecting the tracking high-frequency gain. |
| 9 | 15 | TG2 | 1 |  | External time constant for selecting the tracking high-frequency gain. |
| 12 | 18 | TA- | 1 |  | Inverted input for tracking amplifier. |
| 13 | 19 | SL+ | 1 | (13) | Non-inverted input for sled amplifier. |
| 15 | 21 | SL- | 1 |  | Inverted input for sled amplifier. |


| Pin No. |  | Symbol | I/O | Equivalent circuit | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Q | S |  |  |  |  |
| 16 | 22 | FSET | 1 |  | Sets the peak frequency of focus tracking phase compensation. |
| 17 | 23 | ISET | 1 |  | Current is input to determine focus search, track jump, and sled kick level. |
| 18 | 24 | SSTOP | 1 |  | Limit SW ON/OFF signal detection for disc innermost track detection. |
| 20 | 26 | DIRC | 1 |  | Used for 1-track jump. Contains a $47 \mathrm{k} \Omega$ pull-up resistor. |
| 21 | 27 | LOCK | 1 |  | At "Low" sled overrun prevention circuit operates. Contains a $47 \mathrm{k} \Omega$ pull-up resistor. |
| 22 | 28 | CLK | 1 |  | Serial data transfer clock input from CPU. (no pull-up resistor) |
| 23 | 29 | XLT | 1 |  | Latch input from CPU. (no pull-up resistor) |
| 24 | 30 | DATA | 1 |  | Serial data input from CPU. (no pull-up resistor) |
| 25 | 31 | XRST | 1 |  | Reset input, reset at "Low". (no pull-up resistor) |
| 26 | 32 | C. OUT | 0 |  | Track number count signal output. |
| 27 | 33 | SENS | 0 |  | Outputs FZC, AS, TZC and SSTOP through command from CPU. |


| Pin No. |  | Symbol | I/O | Equivalent circuit | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Q | S |  |  |  |  |
| 29 | 35 | MIRR | O |  | MIRR comparator output. (DC voltage: $10 \mathrm{k} \Omega$ load connected) |
| 38 | 44 | CP | 1 |  | Connects MIRR hold capacitor. Non-inverted input for MIRR comparator. |
| 34 | 40 | CC1 | 0 |  | DEFECT bottom hold output. |
| 35 | 41 | CC2 | 1 |  | Input for DEFECT bottom hold output with capacitance coupled. |
| 30 | 36 | DFCT | 0 |  | DEFECT comparator output. <br> (DC voltage: $10 \mathrm{k} \Omega$ load connected) |
| 37 | 43 | CB | 1 |  | Connects DEFECT bottom hold capacitor. |
| 31 | 37 | ASY | 1 | (31) | Auto asymmetry control input. |
| 32 | 38 | EFM | O | (32) | EFM comparator output. <br> (DC voltage: $10 \mathrm{k} \Omega$ load connected) |
| 33 | 39 | FOK | 0 |  | FOK comparator output. <br> (DC voltage: $10 \mathrm{k} \Omega$ load connected) |


| Pin No. |  | Symbol | I/O | Equivalent circuit | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Q | S |  |  |  |  |
| 39 | 45 | RFI | 1 |  | Input for RF summing amplifier output with capacitance coupled. |
| 40 | 46 | RFO | 0 |  | RF summing amplifier output. Check point of eye pattern. |
| 42 | 48 | TZC | 1 |  | Tracking zero-cross comparator input. |
| 43 | 1 | TE | 1 |  | Tracking error input. |
| 44 | 2 | TDFCT | 1 | (44) 147 -14 | Connects a capacitor for time constant during defect. |
| 45 | 3 | ATSC | 1 |  | Window comparator input for ATSC detection. |
| 46 | 4 | FZC | 1 |  | Focus zero-cross comparator input. |
| 47 | 5 | FE | 1 |  | Focus error input. |
| 48 | 6 | FDFCT | 1 | (48) | Connects a capacitor for time constant during defect. |


| $\begin{aligned} & 8 \\ & \underset{i}{10} \end{aligned}$ | 言 | $\stackrel{\varangle}{k}$ | $\underset{E}{\boxed{k}}$ | $\stackrel{\square}{0}$ | $\stackrel{\square}{0}$ | $>$ | ＞ | $>$ | ＞ | 妩 | $\stackrel{>}{\mathrm{E}}$ | خ | º | º | $>$ | $>$ | $>$ | ＞ | ＞ | 》 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\stackrel{\text { ® }}{\sim}$ | $\begin{aligned} & \dot{㐅} \\ & \underset{\Sigma}{\text { ■ }} \end{aligned}$ | N | ¢ | $\stackrel{\circ}{\underset{\sim}{i}}$ | $\stackrel{\circ}{\sim}$ |  | $\begin{aligned} & \text { O} \\ & \text { ì } \end{aligned}$ |  | $\stackrel{N}{\Gamma}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \end{aligned}$ | O | $\bar{\sigma}$ | $\stackrel{\bullet}{\sim}$ | $\stackrel{\text { P／}}{ }$ |  | $\begin{aligned} & \text { O} \\ & \text { i } \end{aligned}$ |  | $\stackrel{N}{\Gamma}$ | $\begin{aligned} & \mathrm{O} \\ & \mathrm{p} \end{aligned}$ | O |
| $\begin{aligned} & 0 \\ & 8 \\ & \hline 0 \end{aligned}$ | $\stackrel{\circ}{\gtrless}$ | の | $\stackrel{N}{1}$ | $\frac{0}{N}$ |  |  |  |  |  |  |  | $\bigcirc$ | $\stackrel{\oplus}{c}$ |  |  |  |  |  |  |  |
| I II W | $\dot{\Sigma}$ | $\infty$ | $\stackrel{ \pm}{\text { ¢ }}$ | $\stackrel{\circ}{\infty}$ |  | $\begin{aligned} & 0 \\ & \text { Ni } \end{aligned}$ |  | $\stackrel{\sim}{\sim}$ |  | $\begin{aligned} & \text { O} \\ & \text { Q } \end{aligned}$ | $\begin{aligned} & \mathrm{O} \\ & \mathrm{e} \end{aligned}$ | ® | $\stackrel{\odot}{\leftarrow}$ |  | $\begin{aligned} & \mathrm{o} \\ & \text { in } \end{aligned}$ |  | $\stackrel{\sim}{\sim}$ |  | $\begin{aligned} & \text { Oै } \\ & \text { ¢ } \end{aligned}$ | ¢ |
|  |  |  |  |  |  | $\begin{aligned} & 0 \\ & 0 \\ & 10 \\ & 0 \\ & 0 \\ & 11 \\ & 5 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 10 \\ & 0 \\ & 0 \\ & 1 \\ & 11 \\ & 5 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 10 \\ & 0 \\ & 0 \\ & 11 \\ & 5 \end{aligned}$ | $\begin{gathered} 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 11 \\ 5 \end{gathered}$ |  |  |  |  |  | $\begin{aligned} & 0 \\ & 0 \\ & 10 \\ & 0 \\ & 1 \\ & 11 \\ & 2 \\ & 2 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 10 \\ & 0 \\ & 0 \\ & 11 \\ & > \\ & > \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 10 \\ & 0 \\ & 0 \\ & 1 \\ & 11 \\ & 2 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 11 \\ & \end{aligned}$ |  |  |
|  |  | $\begin{aligned} & 0 \\ & \hline \\ & 0 \\ & \hline \end{aligned}$ | $\begin{aligned} & \bar{\gamma} \\ & \sigma \\ & \sigma \end{aligned}$ | ๑ | $\bigcirc$ | 10 | $1 \sim$ | $1 \sim$ | 1 | $\bigcirc$ | $\bigcirc$ | N | $F$ | $F$ | $\stackrel{\square}{\square}$ | F | $\tau$ | $\tau$ | $\div$ | $\mp$ |
|  | ¢ ¢ ¢ |  |  |  |  |  |  |  |  |  |  | ＊ |  |  |  |  |  |  |  |  |
|  | 흗 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{array}{\|l\|l} \stackrel{\pi}{\omega} & \bar{\omega} \\ \hline \end{array}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | ¢ | 8 | 8 | $\infty$ | 8 | $\infty$ | $\infty$ | $\infty$ | $\infty$ | \％ | O | 8 | $\stackrel{\sim}{\sim}$ | 8 | $\stackrel{\sim}{\sim}$ | $\stackrel{1}{\sim}$ | $\stackrel{\sim}{\sim}$ | $\stackrel{\text { N }}{ }$ | O | $\stackrel{\sim}{\sim}$ |
|  | 8 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | $\infty$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | － |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | ： |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\bigcirc$ | $\bigcirc$ |  |  |
|  | O\％ |  |  |  |  |  |  |  |  |  |  |  |  |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |  |
|  | $3$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | のぶ |  |  |  |  |  |  | $\bigcirc$ | O |  |  |  |  |  |  |  |  |  |  |  |
|  | ふ |  |  |  |  | $\bigcirc$ | O | $\bigcirc$ | O |  |  |  |  |  |  |  |  |  |  |  |
|  | あ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | O | 出 | $\begin{aligned} & \text { OU } \\ & \stackrel{\sim}{\circlearrowleft} \end{aligned}$ | $\begin{aligned} & \stackrel{u}{0} \\ & \stackrel{\mu}{4} \end{aligned}$ | $\begin{array}{\|c} \stackrel{\rightharpoonup}{山} \\ \stackrel{y}{4} \end{array}$ | $\stackrel{\text { N }}{\text { U }}$ | $\begin{aligned} & \text { ö } \\ & \stackrel{\mu}{4} \end{aligned}$ | $\begin{aligned} & \stackrel{\text { I }}{\text { W }} \\ & \stackrel{y}{4} \end{aligned}$ | $\begin{aligned} & \text { 도 } \\ & 0 \\ & \underset{y}{5} \\ & > \end{aligned}$ | $\begin{array}{\|l\|l} \substack{1 \\ 0\\ \\ } \end{array}$ | $\begin{aligned} & \text { N } \\ & \stackrel{N}{*} \end{aligned}$ | $\stackrel{\stackrel{O}{\underset{\sim}{U}}}{ }$ | $\begin{aligned} & \stackrel{4}{0} \\ & \stackrel{\mu}{5} \end{aligned}$ | $\stackrel{\stackrel{\rightharpoonup}{山}}{\stackrel{3}{5}}$ | $\begin{aligned} & \text { N } \\ & \stackrel{\sim}{5} \end{aligned}$ | $\stackrel{\text { ® }}{\text { ¢ }}$ | $\stackrel{\text { U }}{\text { H }}$ | $\stackrel{i}{5}$ | $\stackrel{N}{N}$ |
|  | $\underset{ \pm}{\varepsilon}$ |  |  | $\begin{aligned} & \text { 등 } \\ & 0 \\ & 0 \\ & 0 \\ & \mathbb{0} \\ & \hline 0 \\ & 0 \\ & 0 \end{aligned}$ |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { 듬 } \\ & 0 \\ & 0 \\ & 0 \\ & \mathbb{0} \\ & \hline 0 \\ & 0 \\ & 0 \end{aligned}$ |  |  |  |  |  |  |  |
|  |  |  |  |  |  | O＾ப | $\exists \mathrm{S}$ | SกO | O」 |  |  |  |  | O＾प | S | NIX | OV |  |  |  |
| $\begin{aligned} & \text { \# } \\ & \text { © } \\ & \hline \boldsymbol{\Psi} \end{aligned}$ | \％ | － | $\sim$ | ल | $\checkmark$ | $\bigcirc$ | $\bullet$ | 入 | $\infty$ | の | 은 | F | $\stackrel{\sim}{\sim}$ | $\stackrel{\square}{-}$ | $\pm$ | $\stackrel{1}{\sim}$ | $\stackrel{\square}{\bullet}$ | $\stackrel{ }{\wedge}$ | $\stackrel{\infty}{\sim}$ | の |


| $\frac{3}{5}$ | $\stackrel{>}{\mathrm{E}}$ | $\stackrel{\rightharpoonup}{E}$ | $\underset{\Xi}{>}$ | ® | º | $>$ | $>$ | $>$ | $>$ | $\stackrel{>}{\mathrm{E}}$ | $\stackrel{\rightharpoonup}{\mathrm{E}}$ | $\underset{\Xi}{>}$ | ＞ | $>$ | E | $>$ | ＞ | $\frac{\mathrm{N}}{\frac{1}{x}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \dot{x} \\ & \dot{\text { x }} \end{aligned}$ | 介 | $\stackrel{\square}{\square}$ | 슨 |  | $\stackrel{\square}{1}$ |  | $\begin{aligned} & \mathrm{o} \\ & \text { ì } \end{aligned}$ |  | $\begin{aligned} & \mathrm{O} \\ & \underset{\sim}{\mathrm{I}} \end{aligned}$ | $\stackrel{0}{9}$ | $\stackrel{\circ}{\mathrm{N}}$ | 은 | $\begin{aligned} & \mathrm{O} \\ & \underset{\sim}{1} \end{aligned}$ | $\begin{aligned} & \mathrm{O} \\ & \text { ì } \end{aligned}$ | Oిp |  | $\stackrel{\infty}{\square}$ |  |
| $\stackrel{\stackrel{1}{2}}{\stackrel{1}{2}}$ | $\stackrel{\substack{\text { ¢ }}}{\sim}$ | $\stackrel{\sim}{\sim}$ | $\bigcirc$ |  |  |  |  |  |  |  |  | $\stackrel{1}{\sim}$ |  |  | $\stackrel{\sim}{1}$ |  |  |  |
| $\dot{\Sigma}$ | $\stackrel{10}{7}$ | N | ণ | 응 |  | $\stackrel{\circ}{\mathrm{N}}$ |  | O |  | $\begin{array}{\|l} \stackrel{\circ}{\mathrm{n}} \\ \hline \end{array}$ | 俞 | $\bigcirc$ |  |  | $\stackrel{+}{+}$ | $\stackrel{\text { N }}{\text { N }}$ |  | $\stackrel{10}{7}$ |
|  |  |  |  |  |  | $\begin{array}{\|l} 0 \\ 0 \\ 0 \\ 0 \\ \vdots \\ 11 \\ 10 \\ > \end{array}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 1 \\ & 1 \\ & 11 \\ & > \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 1 \\ & 11 \\ & 0 \\ & \hline 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 1 \\ & 1 \\ & 11 \\ & 10 \end{aligned}$ |  |  |  |  |  |  | 0 <br>  <br> 1 <br> 10 <br> 0 <br> 1 <br> 1 <br> 0 <br> 2 <br> 2 <br> 2 |  |  |
|  | N | N | N | $\stackrel{ \pm}{\square}$ | $\underset{\sim}{*}$ | $\stackrel{\text { ̇ }}{\star}$ | $\pm$ | $\underset{\sim}{*}$ | $\pm$ | $\stackrel{\downarrow}{\square}$ | $\pm$ | N | N | $\stackrel{\varrho}{\sim}$ | ल | ल | ल | ल |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | ＊ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | ＊ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  | ＊ |  |  |  |  |  |  |
| ¢ | 은 | 은 | 운 | $\stackrel{\sim}{\sim}$ | 8 | $\stackrel{\sim}{\sim}$ | $\stackrel{\sim}{\sim}$ | $\stackrel{\sim}{\sim}$ | $\stackrel{1}{\sim}$ | N | N | ¢ |  |  |  |  |  |  |
| ¢ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\infty$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| － |  |  |  |  |  |  |  | $\bigcirc$ | $\bigcirc$ |  |  |  |  |  |  |  |  |  |
| :읓 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\gg \infty$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ぶ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ※ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ¢ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $$ | $\begin{aligned} & \bar{U} \\ & 0 \\ & \vdots \\ & \gg \end{aligned}$ | $\begin{aligned} & \tilde{N} \\ & 0 \\ & \vdots \\ & \$ \end{aligned}$ | $\begin{aligned} & \text { N } \\ & \underset{\sim}{n} \end{aligned}$ | $\begin{aligned} & \stackrel{0}{\vec{\omega}} \\ & \underset{\sim}{2} \end{aligned}$ | $\begin{aligned} & \stackrel{u}{0} \\ & \stackrel{3}{0 n} \end{aligned}$ | $\begin{aligned} & \overline{\grave{\rightharpoonup}} \\ & \stackrel{\rightharpoonup}{n} \end{aligned}$ | $\begin{aligned} & \tilde{\tilde{v}} \\ & \stackrel{\rightharpoonup}{\infty} \end{aligned}$ | $\begin{aligned} & \stackrel{0}{\vec{~}} \\ & \stackrel{\rightharpoonup}{\infty} \end{aligned}$ | $\begin{aligned} & \text { d } \\ & \stackrel{\rightharpoonup}{n} \\ & \stackrel{y}{n} \end{aligned}$ | $\begin{aligned} & \frac{\bar{y}}{0} \\ & \bar{y} \end{aligned}$ | $\begin{aligned} & \frac{\pi}{y} \\ & \frac{0}{x} \\ & \hline \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & \vdots \\ & > \end{aligned}$ |  | 5 <br>  | $\begin{aligned} & 5 \\ & \stackrel{5}{0} \\ & \gg \end{aligned}$ | － | $\stackrel{\stackrel{\rightharpoonup}{0}}{\stackrel{4}{4}}$ | 는 |
| $\underset{ \pm}{\underset{ \pm}{\varepsilon}}$ |  |  | 0 $\frac{3}{0}$ 2 0 0 $\frac{0}{0}$ 0 0 $\vdots$ 0 $N$ | $\begin{aligned} & . \bar{ㄷ} \\ & 0 \\ & 0 \\ & 0 \\ & \mathbb{O} \\ & \hline 0 \\ & 0 \\ & 0 \end{aligned}$ |  |  |  |  |  |  |  |  |  | $\overline{0}$ 2 3 3 $\vdots$ $\vdots$ 0 |  |  |  | Max．operating frequency |
|  | $\begin{aligned} & \text { ONY } \begin{array}{l} \text { YIS } \\ \text { NIYOU1 } \end{array} \end{aligned}$ |  |  | O＾ソヨ－ 1 ¢ |  |  |  |  |  |  |  |  |  |  | － |  |  |  |
| \％ | 안 | $\bar{\sim}$ | N | N | $\stackrel{\text { N }}{ }$ | $\stackrel{\sim}{\sim}$ | $\stackrel{\bullet}{\sim}$ | へ | $\stackrel{\sim}{\sim}$ | N | ¢ | ¢ | ले | ल | － | $\stackrel{\circ}{0}$ | $\bigcirc$ | ल |


| 5 | ＞ | $>$ | $\stackrel{N}{\text { N }}$ | $\begin{aligned} & \circ \\ & \stackrel{\circ}{2} \end{aligned}$ | $\frac{\circ}{i}$ | ＞ | ＞ | $\stackrel{\text { N }}{\text { }}$ | $\frac{\mathrm{N}}{\text { }}$ | $\begin{aligned} & \circ \\ & \stackrel{i}{2} \end{aligned}$ | $\begin{aligned} & \text { 울 } \\ & \gg \end{aligned}$ | $\vec{E}$ | $\underset{\text { E }}{ }$ | ＞ | $>$ | $\begin{aligned} & \text { 울 } \\ & \hline \end{aligned}$ | $\stackrel{\text { 앙 }}{ }$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }_{\text {® }}^{\text {® }}$ |  | $\underset{\sim}{\mathrm{N}}$ |  | $\stackrel{\text { ®．}}{0}$ |  |  | $\stackrel{O}{\mathrm{~N}}$ | － |  | $\stackrel{\square}{\circ}$ |  | 웅 | 은 |  | $\stackrel{\text { ָ }}{\stackrel{1}{\prime}}$ | $\stackrel{N}{\check{0}}$ |  |
| $\stackrel{\dot{2}}{\stackrel{2}{2}}$ |  |  |  |  |  |  |  |  |  |  |  | $\bigcirc$ | in |  |  |  |  |
| $\dot{\sum}$ | $\stackrel{\infty}{\square}$ |  | ¢ |  | $\stackrel{\infty}{+}$ | $\stackrel{\infty}{\stackrel{\infty}{+}}$ |  |  | $\stackrel{\sim}{\sim}$ |  | $\stackrel{\infty}{+}$ | \％ | $\bigcirc$ | $\stackrel{\text { ヘ }}{\sim}$ |  |  | $\stackrel{\infty}{+}$ |
|  |  |  | $\mathrm{V}_{4}=800 \mathrm{mVp}-\mathrm{p}-0.4 \mathrm{VDC}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | ～ | ® | N | N | ® | ¢ | ¢ | ¢ | ¢ | ¢ | ¢ | $\overline{\text { m }}$ | ¢ | ® | ® | $<$ | $\varangle$ |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 8 |  |  |  |  |  |  |  |  |  |  |  |  |  | 0 | $\bigcirc$ |  |  |
| $\infty$ |  |  |  |  |  |  |  |  |  |  |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| へ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 응 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| － |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 3 お |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| の |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ¢ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| क |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \bar{\circ} \\ & \stackrel{\rightharpoonup}{\xi} \\ & \stackrel{\sim}{\infty} \end{aligned}$ | $\begin{aligned} & \frac{I}{\underline{I}} \\ & \sum_{\Sigma}^{\prime} \end{aligned}$ | $\left\lvert\, \begin{array}{\|l\|l\|l\|} \stackrel{\rightharpoonup}{y} \\ > \end{array}\right.$ |  | $\stackrel{\stackrel{x}{\Sigma}}{\underset{y}{\Sigma}}$ | $\sum_{>}^{\frac{\tilde{m}}{\Sigma}}$ | $\begin{aligned} & \hline \text { I } \\ & \vdots \\ & \stackrel{4}{4} \end{aligned}$ | $\begin{aligned} & \overrightarrow{0} \\ & \stackrel{1}{4} \end{aligned}$ | $\begin{aligned} & \bar{y} \\ & \text { H } \\ & \text { in } \end{aligned}$ | $\begin{aligned} & \text { Nu} \\ & \text { H } \\ & \text { H } \end{aligned}$ | $\begin{aligned} & \bar{Z} \\ & \stackrel{4}{8} \end{aligned}$ | $\begin{aligned} & \stackrel{N}{0} \\ & \stackrel{4}{4} \end{aligned}$ | $\left\lvert\, \begin{aligned} & \stackrel{\rightharpoonup}{4} \\ & \stackrel{\rightharpoonup}{4} \end{aligned}\right.$ | $\begin{aligned} & \text { N } \\ & \underset{\sim}{\sim} \end{aligned}$ | $\begin{aligned} & \stackrel{T}{4} \\ & \stackrel{y}{4} \end{aligned}$ | $\stackrel{\sum_{4}^{4}}{\text { 岸 }}$ | $\stackrel{\sum_{4}^{\text { }}}{ }$ | $\stackrel{\sum_{4}^{N}}{\text { N }}$ |
| $\stackrel{\varepsilon}{\Phi}$ |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \overline{7} \\ & \stackrel{\rightharpoonup}{3} \\ & \hline \end{aligned}$ | $\stackrel{N}{N}$ |  |  |  |  |
|  | youyulw |  |  |  |  | 10ヨコヨロ |  |  |  |  |  | Wョコ |  |  |  |  |  |
| ＜ | ¢ | ¢ | 앙 | $\bar{\gamma}$ | ๆ | ั | F | ¢ | $\bigcirc$ | ＇ | $\stackrel{\infty}{+}$ | \％ | 응 | ¢ | ก | ® | － |

## Electric Characteristics Measurement Circuit



## Description of Functions

## Focus Servo



The above figure shows a block diagram of the focus servo.
Ordinarily the FE signal is input to the focus phase compensation circuit through a $20 \mathrm{k} \Omega$ and $48 \mathrm{k} \Omega$ resistance; however, when DFCT is detected, the FE signal is switched to pass through a low-pass filter formed by the internal $470 \mathrm{k} \Omega$ resistance and the capacitance connected to Pin 48 . When this DFCT countermeasure circuit is not used, leave Pin 48 open.
When FS3 is ON, the high-frequency gain can be cut by forming a low-frequency time constant through a capacitor connected between Pins 2 and 3 and the internal resistor.
The capacitor connected between Pin 4 and GND is a time constant to boost the low frequency in the normal playback state.
The peak frequency of the focus phase compensation is approximately 1.2 kHz when a resistance of $510 \mathrm{k} \Omega$ is connected to Pin 16.
The focus search level is approximately $\pm 1.1 \mathrm{Vp}$-p when using the constants indicated in the above figure. This level is inversely proportional to the resistance connected between Pin 17 and GND. However, changing this resistance also changes the level of the track jump and sled kick as well.
The FZC comparator inverted input is set to $2 \%$ of Vcc and VC (Pin 1); (Vcc -VC$) \times 2 \%$.

* $510 \mathrm{k} \Omega$ resistance is recommended for Pin 16.


## Tracking Sled Servo



The above figure shows a block diagram of the tracking and sled servo.
The capacitor connected between Pins 8 and 9 is a time constant to cut the high-frequency gain when TG2 is OFF. The peak frequency of the tracking phase compensation is approximately 1.2 kHz when a $510 \mathrm{k} \Omega$ resistance connected to Pin 16.
To jump tracks in FWD and REV directions, turn TM3 or TM4 ON. During this time, the peak voltage applied to the tracking coil is determined by the TM3 or TM4 current and the feedback resistance from Pin 12. To be more specific,

Track jump peak voltage $=$ TM3 (or TM4) current $\times$ feedback resistance
The FWD and REV sled kick is performed by turning TM5 or TM6 ON. During this time, the peak voltage applied to the sled motor is determined by the TM5 or TM6 current and the feedback resistance from Pin 15;

Sled kick peak voltage $=$ TM5 ( or TM6) current $\times$ feedback resistance
The values of the current for each switch are determined by the resistance connected between Pin 17 and GND. When this resistance is $120 \mathrm{k} \Omega$ :

TM3 ( or TM4) $= \pm 11 \mu \mathrm{~A}$, and TM5 (or TM6) $= \pm 22 \mu \mathrm{~A}$.
This current value is almost inversely proportional to the resistance and the variable range is approximately 5 to $40 \mu \mathrm{~A}$ at TM3.
SSTOP is the ON/OFF detection signal for the limit SW of the linear motor's innermost track.
As is the case with the FE signal, the TE signal is switched to pass through a low-pass filter formed by the internal resistance ( $470 \mathrm{k} \Omega$ ) and the capacitor connected to Pin 44.
TM-1 was ON at DFCT in the CXA1082 and CXA1182, but it does not operate in the CXA1372.

## Focus OK circuit



The focus OK circuit creates the timing window okaying the focus servo from the focus search state.
The HPF output is obtained at Pin 39 from Pin 40 (RF signal), and the LPF output (opposite phase) of the focus OK amplifier output is also obtained.
The focus OK output reverses when Vrfi- Vrfo $\approx-0.37 \mathrm{~V}$.
Note that, C5 determines the time constants of the HPF for the EFM comparator and mirror circuit and the LPF of the focus OK amplifier. Ordinarily, with a C5 equal to $0.01 \mu \mathrm{~F}$ selected, the fc is equal to 1 kHz , and block error rate degradation brought about by RF envelope defects caused by scratched discs can be prevented.

## EFM comparator

EFM comparator changes RF signal to a binary value. The asymmetry generated due to variations in disc manufacturing cannot be eliminated by the AC coupling alone. Therefore, the reference voltage of EFM comparator is controlled through 1 and 0 that are in approximately equal numbers in the binary EFM signals.


As this comparator is a current SW type, each of the High and Low levels is not equal to the power supply voltage. A feedback has to be applied through the CMOS buffer.
R8, R9, C8, and C9 form a LPF to obtain (Vcc + DGND)/2V. When fc (cut-off frequency) exceeds 500 Hz , the EFM low-frequency components leak badly, and the block error rate worsens.

## DEFECT circuit

After inversion, RFI signal is bottom held by means of the long and short time constants. The long timeconstant bottom hold keeps the mirror level prior to the defect.
The short time-constant bottom hold responds to a disc mirror defect in excess of 0.1 ms , and this is differentiated and level-shifted through the AC coupling circuit.
The long and short time-constant signals are compared to generate at mirror defect detection signal.

a RFO

b DEFECT AMP

c $\begin{gathered}\text { BOTTOM } \\ \text { HOLD (1): }\end{gathered}$ Solid line CC1
 HOLD (2); Dotted line CC2
e DEFECT


H

## Mirror Circuit

The mirror circuit performs peak and bottom hold after the RFI signal has been amplified.
For the peak hold, a time constant can follow a 30 kHz traverse, and, for the bottom hold, one can follow the rotation cycle envelope fluctuation.

OV
$\underset{(\mathrm{RFI})}{\mathrm{G}}$


 (BOTTOM HOLD)


Through differential amplification of the peak and bottom hold signals H and I , mirror output can be obtained by comparing an envelope signal $J$ (demodulated to $D C$ ) to signal $K$ for Which peak holding at a level $2 / 3$ that of the maximum was performed with a large time constant. In other words, mirror output is low for tracks on the disc and high for the area between tracks (the MIRR areas). In addition, a high signal is output when a defect is detected. The mirror hold time constant must be sufficiently large in comparison with the traverse signal.

## Commands

The input data to operate this IC is configured as 8 -bit data; however, below, this input data is represented by 2-digit hexadecimal numerals in the form $\$ X X$, where $X$ is a hexadecimal numeral between 0 and $F$.
Commands for the CXA1372 can be broadly divided into four groups ranging in value from $\$ 0 \mathrm{X}$ to $\$ 3 \mathrm{X}$.

## 1. \$0X ("FZC" at SENS (Pin 27))

These commands are related to focus servo control.
The bit configuration is as shown below.

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | FS4 | FS3 | FS2 | FS1 |

Four focus-servo related switches exist: FS1 to FS4 corresponding to D0 to D3, respectively.
$\$ 00$ When FS1 $=0$, Pin 7 is charged to $(22 \mu \mathrm{~A}-11 \mu \mathrm{~A}) \times 50 \mathrm{k} \Omega=0.55 \mathrm{~V}$. If FS2 $=0$, this voltage is no longer transferred, and the output at Pin 5 becomes 0 V .
$\$ 02$ From the state described above, the only FS2 becomes 1. When this occurs, a negative signal is output to Pin 5. This voltage level is obtained by equation 1 below.
$(22 \mu \mathrm{~A}-11 \mu \mathrm{~A}) \times 50 \mathrm{k} \Omega \times \frac{\text { resistance between Pins } 5 \text { and } 6}{50 \mathrm{k} \Omega} \ldots \ldots$ Equation 1
\$03 From the state described above, FS1 becomes 1, and a current source of $+22 \mu \mathrm{~A}$ is split off.
Then, a CR charge/discharge circuit is formed, and the voltage at Pin 7 decreases with the time as shown in Fig. 1 below.


Fig. 1. Voltage at Pin 7 when FS1 gose from $0 \rightarrow 1$

This time constant is obtained with the $50 \mathrm{k} \Omega$ resistance and an external capacitor.

By alternating the commands between $\$ 02$ and $\$ 03$, the focus search voltage can be constructed. (Fig. 2)


Fig. 2. Constructing the search voltage by alternating between $\$ 02$ and $\$ 03$ (Voltage at Pin 5)

## 1-1. FS4

This switch is provided between the focus error input (Pin 47) and the focus phase compensation, and is in charge of turning the focus servo ON and OFF.

```
$00 }->\mathrm{ $08
Focus OFF}\leftarrow Focus O
```


## 1-2. Procedure of focus activation

For description, suppose that the polarity is as described below.
a) The lens is searching the disc from far to near;
b) The output voltage (Pin5) is changing from negative to positive; and
c) The focus S-curve is varying as shown below.


Fig. 3. S-curve

The focus servo is activated at the operating point indicated by A in Fig. 3. Ordinarily, focus searching and turning the focus servo switch ON are performed when the focus S-curve transits the point $A$ indicated in Fig. 3. To prevent misoperation, this signal is ANDed with the focus OK signal.
In this IC, FZC (Focus Zero Cross) signal is output from the SENS pin (Pin 27) as the point A transit signal. Focus OK is output as a signal indicating that the signal is in focus (can be in focus in this case).
Following the line of the above description, focusing can be well obtained by observing the following timing chart.


Fig. 4. Focus ON timing chart

Note that the time from the High to Low transition of FZC to the time command $\$ 08$ is asserted must be minimized. To do this, the software sequence shown in $B$ is better than the sequence shown in $A$.


Fig. 5. Poor and good software command sequences

## 1-3. SENS (Pin 27)

The output of the SENS pin differs depending on the input data as shown below.
\$0X: FZC
\$1X: AS
\$2X: TZC
\$3X: SSTOP
\$4X to 7X: HIGH-Z
2. $\mathbf{\$ 1 X}$ ("AS" at SENS (Pin 27))

These commands deal with switching TG1 and TG2 ON/OFF.
The bit configuration is as follows
D7 D6 D5

| D3 | D2 | D1 | D0 |
| :--- | :--- | :--- | :--- |
|  |  |  |  |
| ANTI | Break | TG2 | TG1 |
| SHOCK | circuit |  |  |
| ON/OFF | ON/OFF |  |  |

## TG1, TG2

The purpose of these switches is to switch the tracking servo gain Up/Normal. The brake circuit (TM7) is to prevent the frequently occurred phenomena where the merely 10 -track jump has been performed actually though a 100 -track jump was intended to be done due to the extremely degraded actuator settling caused by the servo motor exceeding the linear range after a 100 or 10 -track jump.
When the actuator travels radially; that is, when it traverses from the inner track to the outer track of the disc and vice versa, the brake circuit utilizes the fact that the phase relationship between the RF envelope and the tracking error is $180^{\circ}$ out-of-phase to cut the unneeded portion of the tracking error and apply braking.


Fig. 6. TM7 operation (brake circuit)

From inner to outer track
[*A]
[B]
$\left[{ }^{*} \mathrm{C}\right]$

[ $\left.{ }^{*} \mathrm{~F}\right]$
[ ${ }^{*}$ G]
[*H]


From outer to inner track




Braking is applied from here.

Fig. 7. Internal waveform

## 3. $\mathbf{\$ 2 X}$ ("TZC" at SENS (Pin 27))

These commands deal with turning the tracking servo and sled servo ON/OFF, and creating the jump pulse and fast forward pulse during access operations.

| D7 | D6 | D5 | D4 | D3 <br>  <br> 0 | 0 |
| :---: | :---: | :---: | :---: | :---: | :--- |

## DIRC (Pin 20) and 1 Track Jump

Normally, an acceleration pulse is applied for a 1-track jump. Then a deceleration pulse is given for a specified time observing the tracking error from the moment it passes point 0 , and tracking servo is turned ON again. For the 100 -track jump to be explained in the next item, as long as the number of tracks is about 100 there is no problem. However a 1 -track jump must be performed here, which requires the above complicated procedure. For the 1 -track jump in CD players, both the acceleration and deceleration take about 300 to $400 \mu \mathrm{~s}$. When software is used to execute this operation, it turns out as shown in the flow chart of Fig. 9. Actually, it takes some time to transfer data.


Tracking error


Fig. 8. Pulse waveform and tracking error of 1-track jump


Fig. 9. 1-track jump not using DIRC (Pin 20)
Fig. 10. 1-track jump with DIRC (Pin 20)
The DIRC (Direct Control) pin was provided in this IC to facilitate the 1-track jump operation. Conduct the following process to perform 1 -track jump using DIRC (normal High).
(a) Acceleration pulse is output. (\$2C for REV or \$28 for FWD).
(b) With TZC $\downarrow$ (or TZC $\uparrow$ ), set DIRC to Low. (SENS Pin 27 outputs "TZC"). As the jump pulse polarity is inverted, deceleration is applied.
(c) Set DIRC to High after a specific time.

Both the tracking servo and sled servo are switched ON automatically.
As a result, the track jump turns out as shown in the flow chart of Fig. 10 and the two serial data transfers can be omitted.
4. \$3X

This command selects the focus search and sled kick levels.
D0, D1 ..... Sled, NORMAL feed, high-speed feed
D2, D3 ..... Focus search level selection

|  | D6 | D5 |  | Focus search level |  | Sled kick level |  | Relative value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{gathered} \text { D3 } \\ \text { (PS4) } \end{gathered}$ | $\begin{gathered} \text { D2 } \\ \text { (PS3) } \end{gathered}$ | $\begin{gathered} \text { D1 } \\ \text { (PS2) } \end{gathered}$ | $\begin{gathered} \text { D0 } \\ \text { (PS1) } \end{gathered}$ |  |
| 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | $\pm 1$ |
|  |  |  |  | 0 | 1 | 0 | 1 | $\pm 2$ |
|  |  |  |  | 1 | 0 | 1 | 0 | $\pm 3$ |
|  |  |  |  | 1 | 1 | 1 | 1 | $\pm 4$ |

## Parallel Direct Interface

1. DIRC


## 2. LOCK (Sled overrun prevention circuit)



## CPU Serial Interface Timing Chart


(DVcc - DGND $=4.5$ to 5.5 V )

| Item | Symbol | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Clock frequency | fck |  |  | 1 | MHz |
| Clock pulse width | fwck | 500 |  |  | ns |
| Setup time | tsu | 500 |  |  | ns |
| Hold time | th | 500 |  |  | ns |
| Delay time | to | 1000 |  |  | ns |
| Latch pulse width | twL | 1000 |  |  | ns |

## System Control

| Item | Address |  |  |  | Data |  |  |  | SENS <br> output |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | D6 | D5 |  | D3 | D2 | D1 | D0 |  |
| Focus control |  | 0 | 0 |  | FS4 Focus ON | FS3 Gain Down | FS2 Search ON | FS1 Search Up | FZC |
| Tracking control |  | 0 | 0 |  | Anti-shock | Brake ON | $\begin{array}{\|l\|} \hline \text { TG2 } \\ \text { Gain set }{ }^{*} \end{array}$ | TG1 | A. S |
| Tracking mode |  | 0 | 1 | 0 | Tracking mode *2 |  | Sled mode *3 |  | TZC |
| Select |  | 0 | 1 |  | PS4 <br> Focus search +2 | PS3 <br> Focus <br> search + 1 | $\begin{aligned} & \text { PS2 } \\ & \text { Sled kick + } 2 \end{aligned}$ | PS1 <br> Sled kick + 1 | SSTOP |

*1 Gain set
TG1 and TG2 can be set independently.
When the anti-shock is at $1(00011 \mathrm{xxx})$, both TG1 and TG2 are inverted when the internal anti-shock is at High.
*2 Tracking mode

|  | D3 | D2 |
| :--- | :---: | :---: |
| OFF | 0 | 0 |
| ON | 0 | 1 |
| FWD JUMP | 1 | 0 |
| REV JUMP | 1 | 1 |

*3 Sled mode

|  | D1 | D0 |
| :--- | :---: | :---: |
| OFF | 0 | 0 |
| ON | 0 | 1 |
| FWD MOVE | 1 | 0 |
| REV MOVE | 1 | 1 |

Serial Data Truth Table

| Serial data | Hex. | Function |  |  |
| :---: | :---: | :---: | :---: | :---: |
| FOCUS CONTROL |  | $\mathrm{FS}=4321$ |  |  |
| 00000000 | \$00 | 0000 |  |  |
| 00000001 | \$01 | 000 |  |  |
| 00000010 | \$02 | 0010 |  |  |
| 00000011 | \$03 | 001 |  |  |
| 00000100 | \$04 | 0100 |  |  |
| 00000101 | \$05 | 010 |  |  |
| 00000110 | \$06 | 0110 |  |  |
| 000000111 | \$07 | 0111 |  |  |
| 00001000 | \$08 | 1000 |  |  |
| 00001001 | \$09 | 1001 |  |  |
| 00001010 | \$0A | 1010 |  |  |
| 000001011 | \$0B | 1011 |  |  |
| 00001100 | \$0C | 1100 |  |  |
| 000001101 | \$0D | 1101 |  |  |
| 0 00001110 | \$0E | 1110 |  |  |
| 00001111 | \$0F | 1111 |  |  |
| TRACKING CONTROL |  | AS $=0 \quad \mathrm{AS}=1$ |  |  |
|  |  | $\mathrm{TG}=21 \quad \mathrm{TG}=21$ |  |  |
| 00010000 | \$10 |  |  | 00 |
| 00010001 | \$11 | $\begin{array}{ll}0 & 1\end{array}$ |  | 01 |
| 00010010 | \$12 | 10 |  | 10 |
| 00010011 | \$13 | 11 |  | 11 |
| 00010100 | \$14 | 00 |  | 00 |
| 00010101 | \$15 | 01 |  | 01 |
| 00010110 | \$16 | 10 |  | 10 |
| 00010111 | \$17 | 11 |  | 11 |
| 00011000 | \$18 | 00 |  | 11 |
| 00011001 | \$19 | 01 |  | 10 |
| 00011010 | \$1A | 10 |  | 01 |
| 00011011 | \$1B | 11 |  | 00 |
| 00011100 | \$1C | 00 |  | 11 |
| 000111101 | \$1D | 01 |  | 10 |
| 00011110 | \$1E | 10 |  | 00 |
| 00011111 | \$1F | 11 |  | 01 |
| TRACKING MODE |  | $\begin{array}{r} \text { DIRC }=1 \\ \text { TM }=654321 \end{array}$ | $\begin{gathered} \hline \text { DIRC }=0 \\ 654321 \end{gathered}$ | $\begin{aligned} & \hline \text { DIRC }=1 \\ & 654321 \end{aligned}$ |
| 00100000 | \$20 | 000000 | 001000 | 000011 |
| 00100001 | \$21 | 000010 | 001010 | 000011 |
| 00100010 | \$22 | 010000 | 011000 | 100001 |
| 001100011 | \$23 | 100000 | 101000 | 100001 |
| 00100100 | \$24 | 000001 | 000100 | 000011 |
| 001000101 | \$25 | 000011 | 000110 | 000011 |
| 00100110 | \$26 | 010001 | 010100 | 100001 |
| 001000111 | \$27 | 100001 | 100100 | 100001 |
| 00101000 | \$28 | 000100 | 001000 | 000011 |
| 001101001 | \$29 | 000110 | 001010 | 000011 |
| 00101010 | \$2A | 010100 | 011000 | 100001 |
| $\begin{array}{llllllllll}0 & 0 & 0 & 1 & 1 & 1\end{array}$ | \$2B | 100100 | 101000 | 100001 |
| 001001100 | \$2C | 001000 | 000100 | 000011 |
| 0 011010101 | \$2D | 001010 | 000110 | 000011 |
| 001101110 | \$2E | 011000 | 010100 | 100001 |
| 00101111 | \$2F | 101000 | 100100 | 100001 |

Application Circuit



## Notes on Operation

1. Connection of the power supply pin

|  | Vcc | $\mathrm{V}_{\mathrm{EE}}$ | VC |
| :--- | :---: | :---: | :---: |
| dual $\pm 5 \mathrm{~V}$ power supplies | +5 V | -5 V | 0 V |
| single 5 V power supplies | +5 V | 0 V | VC |

2. FSET pin

The FSET pin determines the cut-off frequency fc for the focus and tracking high-frequency phase compensation.
3. ISET pin

ISET current $=1.27 \mathrm{~V} / \mathrm{R}$

$$
\begin{aligned}
& =\text { Focus search current } \\
& \text { = Tracking jump current } \\
& =1 / 2 \text { sled kick current }
\end{aligned}
$$

4. The tracking amplifier input is clamped at $1 V_{B E}$ to prevent overinput.
5. FE (focus error) and TE (tracking error) gain changing method
(1) High gain: Resistance between FE pins (Pins 5 and 6) 100k $\Omega \rightarrow$ Large

Resistance between TA pins (Pins 11 and 12) 100k $\Omega \rightarrow$ Large
(2) Low gain: A signal, whose resistance is divided, is input to FE and TE.

6. Input voltage of microcomputer interface Pins 20 to 25 , should be set as follows.

Viн Vcc $\times 90 \%$ or more
VIL Vcc $\times 10 \%$ or less
7. Focus OK circuit
(1) Refer to the "Description of Operation" for the time constant setting of the focus OK amplifier LPF and the mirror amplifier HPF.
(2) The equivalent circuit of FOK output pin is as follows.


FOK comparator output is:
Output voltage High: VFOKH $\approx$ near Vcc
Output voltage Low: VFOKL $\approx$ Vsat (NPN) + DGND
8. Mirror Circuit
(1) The equivalent circuit of MIRR output pin is as follows.


MIRR comparator output is:
Output voltage High: VmiRH $\approx$ Vcc - Vsat (LPNP)
Output voltage Low: VMIRL $\approx$ near DGND
9. EFM Comparator
(1) Note that EFM duty varies when the CXA1372 Vcc differs from that of DSP IC (such as the CXD2500).
(2) The equivalent circuit of the EFM output pin is as follows.


* When the power supply current between Vcc and DGND is 5 V .

EFM comparator output is:
Output voltage High: Vefmh $\approx \mathrm{V}_{\mathrm{Cc}}-\mathrm{V}_{\mathrm{BE}}$ (NPN)
Output voltage Low: VefmL $\approx \mathrm{Vcc}^{\mathrm{C}}-4.8(\mathrm{k} \Omega) \times 700(\mu \mathrm{~A})-\mathrm{V}_{\mathrm{BE}}(\mathrm{NPN})$
Standard Circuit Design Data for Focus/Tracking Internal Phase Compensation

| Mode | Item | Symbol | SW condition |  |  |  |  |  |  |  |  | SD | Bias condition |  |  |  | Measure ment point | Description of output waveform and measurement method | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | S1 | S2 | S3 | S4 | S5 | S6 | S7 | S8 | S9 |  | E1 | E2 | E3 | E4 |  |  |  |  |  |  |
| $\begin{aligned} & \infty \\ & 0 \\ & 0 \\ & 0 \\ & \hline \end{aligned}$ | 1.2kHz gain |  | O |  |  |  |  |  |  |  |  | 08 |  |  |  |  | 5 | When Cflb $=0.1 \mu \mathrm{~F}$ |  | 21.5 |  | dB |
|  | 1.2 kHz phase |  | O |  |  |  |  |  |  |  |  | 08 |  |  |  |  | 5 |  |  | 63 |  | deg |
|  | 1.2 kHz gain |  | O |  |  |  |  |  |  |  |  | OC |  |  |  |  | 5 |  |  | 16 |  | dB |
|  | 1.2 kHz phase |  | O |  |  |  |  |  |  |  |  | OC |  |  |  |  | 5 |  |  | 63 |  | deg |
|  | 1.2kHz gain |  |  |  |  | 0 |  |  |  |  |  | 25 |  |  |  |  | 11 |  |  | 13 |  | dB |
|  | 1.2 kHz phase |  |  |  |  | 0 |  |  |  |  |  | 25 |  |  |  |  | 11 |  |  | -125 |  | deg |
|  | 2.7 kHz gain |  |  |  |  | O |  |  |  |  |  | $\begin{aligned} & 25 \\ & 13 \end{aligned}$ |  |  |  |  | 11 |  |  | 26.5 |  | dB |
|  | 2.7 kHz phase |  |  |  |  | O |  |  |  |  |  | 25 13 |  |  |  |  | 11 |  |  | -130 |  | deg |

## Example of Representative Characteristics




## Package Outline Unit: mm

CXA1372BQ


NOTE : PALLADIUM PLATING
This product uses S-PdPPF (Sony Spec.-Palladium Pre-Plated Lead Frame).

CXA1372BS

48PIN SDIP (PLASTIC) 600mil


PACKAGE STRUCTURE

|  |  | PACKAGE STRUCTURE |  |
| :---: | :---: | :---: | :---: |
|  |  | PACKAGE MATERIAL | EPOXY RESIN |
| SONY CODE | SDIP-48P-02 | LEAD TREATMENT | SOLDER PLATING |
| EIAJ CODE | SDIP048-P-0600-A | LEAD MATERIAL | COPPER / 42 ALLOY |
| Jedec Code | - | PACKAGE WEIGHT | 5.1 g |

