MSC-9305 UNIVERSAL DISK CONTROLLER OPERATION AND MAINTENANCE MANUAL

PRELIMINARY

.

Copyright 1980 Microcomputer Systems Corporation Sunnyvale, California 94086 All Rights Reserved

DOCUMENT CONTROL RECORD

Document: MSC-9305 Universal Disk Controller

Original Release

TABLE OF CONTENTS

SECTION I - GENERAL DESCRIPTION

1.1	Introduction	1
1.2	General Description	۱
1.3	Controller Operation	4
1.4	Standard and Optional Capability	5
1.5	Related Documents	7

SECTION 2 - INSTALLATION

2.1	Gener	General		8
2.2	Prelin	ninary Inspe	ction	. 8
2.3	Unpac	king and In	spection	8
2.4	Controller Requirements		9	
	2.4.1	Operating	Environment	9
	2.4.2	Space Req	uirements	10
	2.4.3	Power Requirements		10
	2.4.4	4.4 Cooling Requirements		10
2.5	Install	ation Proce	dures	12
	2.5.1	Strapping I	Procedure	12
		2.5.1.1	Device Address Selection	12
		2.5.1.2	Parallel Poll Bit Selection	15
		2.5.1.3	Sector Szie Strapping	. 15
	2.5.2	Installation	n Procedure	15

SECTION 3 - OPERATING THE CONTROLLER

3.1	General	18
3.2	Parallel Poll	18

		Page
3.3	Read-Device-Specified-Jump-Byte	18
3.4	Request-Status	19
3.5	Universal-Clear	20
3.6	Selected-Clear	20
3.7	Interface-Clear	21
3.8	Initiate-Self-Test	21
3.9	Read-Self-Test-Result	21
3.10	Address-Record	22
3.11	Seek	22
3.12	Read-Address	22
3.13	Cold-Load-Read	23
3.14	Read	24
3.15	Write	25
3.16	Read-Long	25
3.17	Write-Long	26
3.18	Format	27
3.19	Verify	27
3.20	Write-Alternate-Sector	28
3.21	Set Interleave	28
3.22	Loopback	28
SECT	ION 4 - MAINTENANCE	

4.1	General	30
4.2	Troubleshooting Guide	30

SECTION 5 - THEORY OF OPERATION

5.1	Genera	l	32
5.2	GPIB P	rotocol Description	32
			Page
5.3	Block [Diagram Description	35
	5.3.1	GPIB Interface	35
	5.3.2	GPIB Adapter	35
	5.3.3	8048 Microprocessor	38

	5.3.4	Disk I/O Processor	38
	5.3.5	DMA Control	38
	5.3.6	Data Separator	38
	5.3.7	Disk Interface	39
5.4	Controll	er Schematic Description	39
	5.4.1	MPU I/O Ports	39
	5.4.2	MSC-9056 I/O Lines	43
5.5	MPU Fir	mware Description	48
	5.5.1	Major Routines	48
	5.5.2	Command Execute Routines	48
	5.5.3	Major Subroutines	48

APPENDIX A MSC-9305 CONTROLLER SCHEMATIC APPENDIX B 8048 FIRMWARE LISTING

LIST OF ILLUSTRATIONS

		Page
Figur	<u>re</u>	
-	MSC-9305 Universal Disk Controller	2
2-1	Disk Controller	10
2-2	Controller Straps	13
2-3	Device Address Selection	14
2-4	Interconnection Diagram	16
4-1	Troubleshooting Flow Chart	31
5-1	GPIB Bus Configuration	33
5-2	GPIB 3-Wire Handshake Flow Chart	34
5-3	MSC-9305 Block Diagram	37
5-4	Module Control Timing	41
5-5	DMA Timing	44
5-6	Index Timing	47

LIST OF TABLES

		Page
<u>Table</u>		
-	Disk Commands	3
1-2	Controller Capability	4
1-3	Controller Capability (Optional)	6
2-1	Environmental Limits	8
2-2	Interconnection Cables	15

SECTION I

GENERAL DESCRIPTION

I.I INTRODUCTION

The MSC-9305 Universal Disk Controller is a disk controller that interfaces a Shugart Technology ST-506 disk drive to a GPIB universal bus (also known as IEEE-488 and HPIB). Incorporating this GPIB interface standard as the host interface, the controller is universally applicable with a minimum of effort and cost using readily available LSI interface circuits or multi-sourced adaptors for popular computer systems.

At the heart of the MSC-9305 controller is the MSC-9000 module, which applies proven LSI techniques to achieve the task of bringing the cost of the Controller and the cost of the Disk Drive into proper balance. Yet it incorporates all the sophisticated features of much larger, much more complex controllers including automatic error correction and full-sector data buffering.

I.2 GENERAL DESCRIPTION

The MSC-9305 package consists of a controller and data separator PCB that fit within a compact case, and the MSC-9305 Operation and Maintenance Manual. Optionally disk cables, a power cable and disk subsystem diagnostics which run on an HP-85 computer are also available.

The controller is assigned a DIP-switch selectable device address in the GPIB system. During normal operation, the controller provides all signals needed to communicate commands and status information with the host and to perform data transfer with the disk.

The controller also interfaces to the disk drive. It issues disk commands and drives the control lines to the disk that selects the unit, head and cylinder. It monitors lines from the drive that carry disk status and controls the data lines carrying data to and from the drive.



Figure I-I. MSC-9305 Universal Disk Controller

1.3 CONTROLLER OPERATION

The MSC-9305 performs a set of commands for data transfer, status and diagnostic functions. See Table I-1.

Table I-I Disk Commands

Mnemonic	Command Description
PARPOL	Parallel Poll
RDSJ	Read Device Specified Jump
RQSTS	Request Status
UCLR	Universal Clear
SLCLR	Selected Clear
INCLR	Interface Clear
SLFTST	Self Test
RSLTST	Read Self Test Results
ADRCD	Address Record
SEEK	Seek
RDADR	Read Address
CLRD	Cold Load Read
READ	Read
WRITE	Write
RLONG	Read Long
WLONG	Write Long
FORMAT	Format
VERIFY	Verify
WALT	Write Alternate Sector
STINT	Set Interleave
LPBK	Loopback

1.4 STANDARD AND OPTIONAL CAPABILITY

The standard capability of the MSC-9305 is summarized in Table 1-2. The options that can be specified with the MSC-9305 are summarized in Table 1-3.

Table I-2 Controller Capability

Table I-2 Controller Capability

ltem	Description
Disk drive	Shugart Technology ST-506
Data transfer rate	Maximum: 200KB Minimum: host specified
Fault detection	Certain controller and drive fault conditions, are detectable and reported by the controller firmware in the normal course of operation.
Automatic head and cylinder switching	If a multiple-sector transfer occurs between disk and host memory and the end of a track is reached, the controller automatically advances the track. If the end of the track is reached and the track is the last one of the present cylinder, the controller automatically seeks to the next cylinder.
Error sensing, flagging and correction	A data stream being read from a disk is constantly being monitored for errors. If an error is detected, it is indicated to the host and burst errors of up to 11 bits long are automatically corrected by the controller.
Variables	The I/O device code of the controller is selectable with a dip-switch. The controller can be strapped to indicate if the disk is to be organized with 256 or 512 bytes per sector. Also, the selection of the parallel poll bit is switch-selectable.
Sector interleaving	This feature allows logically adjacent sectors on a given track to be mapped onto physical sectors on the track which are not adjacent. This feature might be used for either of two

reasons: (1) to smooth out the data rate in case the host CPU is slow or is overloaded with I/O activity and (2) to allow the host to read in sector I, perform some process on it, and then read in sector I+I without having to wait for disk latency.

Automatic position toIf a sector that has been assigned analternate sectoralternate sector is accessed, the controllerautomatically performs the data transfer atthe alternate sector.

Data Buffer The controller contains a full sector data buffer (512 bytes) to allow flexible data transfer rates with the host system without affecting data transfer integrity.

Position Verification The controller automatically verifies that the heads are positioned (by reading identifier fields) before any data transfer is allowed.

Diagnostics The controller command set includes a number of commands to thoroughly test the disk subsystem.

Disk Data Encoding The controller contains a data separator and MFM encoder to receive and send the MFM data to the disk drive.

Sectors per Track 17 for 512 Bytes per Sector. 21 for 256 Bytes per Sector.

Table 1-3 Controller Options

Item

Description

-5-

Software Diagnostics	A diagnostic package can be provided to run on an HP-85 computer to test the controller and disk drive.
Disk Drive Cables	A cable set for the disk drive.
Power Connector	A power connector for the controller.

I.5 RELATED DOCUMENTS

Refer to the following documents for general description, operation, installation, theory of operation and maintenance of related hardware and software.

- 1. Shugart Technology ST-506 manual.
- 2. IEEE-488 Interface Standard (1978).
- 3. HP-85 Operating Manual.
- 4. Texas Instruments TMS-9914 Manual.
- 5. Intel 8048 Manual.
- 6. MSC-9000 Series Product Specification.

SECTION 2

INSTALLATION

2.1 GENERAL

Section 2 contains information on inspecting the MSC-9305 for damage before and during unpacking. It also describes the space, power, and environmental requirements of the controller and procedures for cable interconnection.

2.2 PRELIMINARY INSPECTION

All parts comprising the MSC-9305 are shipped in one container consisting of an inner envelope and an outer cardboard box. Before unpacking the unit from its shipping container, inspect the container for any obvious damage that might have occurred during shipping.

If in-transit damage to the container is obvious, contact the carrier and shipper immediately, and specify the nature and extent of damage. Do not open the container until the carrier's representative has inspected the damage. Inspect any accompanying disk drive containers in the same way.

2.3 UNPACKING AND INSPECTION

CAUTION

Use knives or other tools carefully during unpacking.

To unpack the controller, first open the outer cardboard box and remove the inner envelope. As each item is unpacked, inspect for damage and check against the shipping list. If any part or accessory is missing, notify the shipper of the shortage immediately. (If a claim for damages is filed, keep the original shipping containers.)

-7-

NOTE

Refer to the appropriate manual from the list of related documents in section 1.5 for special instructions on the unpacking of any accompanying disk drives.

2.4 CONTROLLER REQUIREMENTS

For proper operation, operating environment and power supply must meet MSC-9305 requirements.

2.4.1 Operating Environment

Table 2-1 shows the minimum and maximum operating and storage limits for temperature, humidity and altitude.

	Oper	ating	Stora	ge
	Min	Max	Min	Max
Temperature range				
Fahrenheit	32	131	-40	167
Celsius	0	55	-40	75
Relative Humidity	10%	95%	10%	95%
at 40 ⁰ F max				
wet bulb temperature, no				
condensation				
Altitude range				
Feet	Sea level	10,000	Sea level	15,000
Meters	Sea level	3,048	Sea level	4,572
Mag radiation			.5 gauss	
2.4.2 Space Requirements				

Table 2-1 Environmental Limits

Figure 2-1 shows the physical dimensions of the MSC-9305.

2.4.3 Power Requirements

The controller operates on +5 volts DC. The unit requires approximately 3 amps of +5 volts current.

2.4.4 Cooling Requirements

The controller must be mounted in an area with proper ventilation to dissipate 15 watts.





.

2.5 INSTALLATION PROCEDURES

The various options must be switch selected or strapped on the controller card. The cables must be interconnected to the disk drive, power supply, and host IEEE-488 Bus.

2.5.1 Strapping Procedure

Three controller variables can be strapped to meet a variety of applications. These consist of the I/O device code address, the selection of the parallel poll bit, and the selection of 256 or 512 bytes per sector. Refer to Figure 2-2 for the locations of the various switches and straps.

2.5.1.1 Device Address Selection

The device address is an octal address selectable for the GPIB bus in the range of 00_8 through 37_8 . To select an address refer to Figure 2-3.

The selection switch shown in the figure illustrates the switches and the corresponding address bit associated with each switch. Set switches where binary ones would appear. The equivalent binary value for 26_8 for example, is $010-110_2$. To select this address, switches 2, 3 and 5 are set. The OPEN position is equivalent to a 0.

The device address is typically set at the factory to 12_8 .

2.5.1.2 Parallel Poll Bit Selection

Any of the 8 bits on the GPIB data bus can be defined as the parallel poll bit. The switch positions 6, 7, and 8 are encoded to represent which parallel poll bit is desired. Switch 6 is the least significant position and an open switch represents a zero. See figure 2-3.

5.5.1.3 Sector Size Strapping

The number of bytes per sector can be strapped for 256 or 512. The strapping block shown in Figure 2-3 illustrates the strapping pins and the corresponding capacity specified when a strap is inserted. For the strapping block location on the controller, see Figure 2-2.



Figure 2-2. Controller Straps



Figure 2-3. Device Address Selection

2.5.2 Installation Procedure

Before installation of the controller or disk drive the power supplies should be checked for proper voltages. all power, including host processor power should then be turned off. All the cables should then be interconnected as shown in Figure 2-6. After checking for proper interconnections and controller strapping (see section 2.5.1) power can then be applied.

Four cables are required to interconnect the Host, controller and disk drive. See Table 2-2. Figure 2-4 shows the interconnections as well as the required connectors.

Cable	Description
Disk Control Cable	A 34-line cable containing Control signals that connects the disk drive to the controller. Also called the daisy-chain interface cable, it carries control, select and status signals.
Disk Data Cable	A 20-line cable containing data signals that connects controller and disk drive. Also called the radial interface cable, it carries serial read and serial write data as well as the unit selected signal.
Power Cable	A cable from the +5 volt power supply to the controller.
Host Cable	A standard IEEE-488 cable.

Table 2-2 Interconnection Cables



Figure 2-4. Interconnection Diagram

SECTION 3 COMMUNICATION PROTOCOL

3.1 General

The MSC-9305 communicates with a host system using the GPIB bus. The communication consists of a control byte from the host which has the disk controllers talk or listen address, followed by one or more bytes to describe the task, followed by a number of bytes to transfer the data and finally an unlisten or untalk command which completes the sequence. The actual communication sequences are described in each command description. Before issuing any disk data transfer commands an address record or seek command must be issued.

Note that the controller has the same talk and listen address.

3.2 Parallel Poll

When at idle, the controller will respond to a parallel poll by asserting the bit specified by switches 6-8 of the controller address DIP switch. Upon receiving a command, the controller stops asserting the bit when polled and re-asserts it upon command completion. The Host must have issued the termination untalk or unlisten for a command before the controller will return to idle and assert parallel poll.

3.3 Read - Device - Specified - Jump - Byte

The DSJ byte provides a quick means of checking the status of the controllers last operation. The sequence is as follows:

ATN (X | 0 T T T T T) - Controller talk address (D D D D D D D D) - DSJ byte from controller ATN (X | 0 | 1 | 1 |) - Untalk

This is the only command which begins with a talk address. All others begin with this controller addressed to listen. The DSJ bytes is encoded as follows:

- 0 The last operation completed without error.
- The last operation completed with error and it is necessary to issue the READ-STATUS command to further define the error.
- 2 The last operation was a successful interface-clear, universalclear, selected-clear or self-test command.

3.4 Request-Status

Returns controller status. The sequence is as follows:

ATN	(X	0	1	A	A	A	A	A)		Controllers listen address
	(X	Х	Х	0	0	0	I	1)	-	Request status command
	(X	Х	Х	Х	Х	Х	Х	X)	-	Unused
ATN	(X	0	I	I	I	I	l	1)	-	Controllers talk address
ATN	(X	I	0	A	A	A	A	A)	-	Unlisten
	(X	Х	Х	С	С	С	С	C)	-	Controller termination status
	(0	0	0	0	0	0	S	S)	-	Zero byte
	(S	S	S	S	S	S	S	S)	-	Drive status high
	(S	S	S	S	S	S	S	S)	-	Drive status low
ATN	(X	[0	1	I	l	۱	1)	-	Untalk

Controller termination status is encoded as follows in hexadecimal:

00	-	Normal Termination						
01	-	Illegal command byte						
13	-	Drive Error. The error is further defined in the drive status						
		bytes.						

The drive status bytes are encoded in hexadecimal as follows:

- 0000 Normal Termination
- 8002 Drive Not Ready
- 8003 I Second Seek Timeout
- 8004 Invalid track 00 indication from drive
- 8005 all ID fields bad on track
- 8006 Sector not found

8008 -Position error 8009 -Data transfer start error - A008 Write fault error 800B -Timeout waiting for index or address mark 800C -Invalid disk address 800D -Uncorrectable FCC error 801X -Correctable ECC Error 8020 -Write alternate error 8021 -Alternate sector is defective 8022 -Alternate already assigned 8023 -Direct access to alternate sector 8024 -Defective MSC-9056 Module 8025 -Defective buffer memory inside module 8026 -Defective ECC circuitry inside module 8027 -Defective controller program memory inside module 8028 -Illegal address mark pulse during diagnostic 8029 -Illegal interleave table

Sector not found and ID ECC error

- 8080 8048 program storage failure
- 8081 8048 data storage failure

X = length of the burst error which can be 1 to B to note if correction span was 1 to 11 bits.

3.5 Universal-Clear

8007 -

Resets the controller. The sequence is as follows:

ATN (X 0 0 | 0 | 0 0)

The controllers address registers are set to cylinder, head and sector zero and a recalibrate is issued to the drive. On successful completion of the recalibrate, the DSJ byte is set to 2.

3.6 Selected-Clear

Resets the controller. The sequence is as follows:

ATN (X 0 | A A A A A) - Controllers listen address ATN (X 0 0 0 0 | 0 0) - Selected Clear ATN (X 0 | | | | | 1) - Unlisten

The controllers address registers are set to cylinder, head and sector zero and a recalibrate is issued to the drive. On successful completion of the recalibrate, the DSJ byte is set to 2.

3.7 Interface-Clear

Asserting the interface clear line resets the controller. Its address registers are set to cylinder, head and sector zero. A recalibrate is not issued to the drive as it is with universal and selected clear.

3.8 Initiate-Self-Test

Causes the controller to check itself for proper operation. The sequence is as follows:

ATN (X 0 | A A A A A) - Controllers listen address (0 0 0 | | 0 | |) - Initiate self test command (0 0 0 0 0 0 0 0) - Zero byte ATN (X 0 | | | | | |) - Unlisten

If the test completes without error, the DSJ byte is set to 0. If an error is detected the DSJ byte will be set to 1 and the result may be obtained by issuing the Read-Self-Test-Result command sequence.

3.9 Read-Self-Test-Result

Returns the result of the last initiate-self-test command sequence. The sequence is as follows.

ATN (X 0 | A A A A A) - Controller's listen address

TP74

(0 0 0 1 1 1 0 0) - Read self test result command
(0 0 0 0 0 0 0 0) - Zero byte
ATN (X 0 1 1 1 1 1 1) - Unlisten
ATN (X 1 0 A A A A A) - Controller's talk address
(R R R R R R R R) - Self test result byte
ATN (X 1 0 1 1 1 1) - Untalk

The self test result byte is encoded the same as the drive status byte.

3.10 Address-Record

Loads the controllers disk address registers. This command (or the SEEK command) must be issued before any data transfer command with the disk. The sequence is as follows:

ATN	(X 0 A A A A A)	-	Controller's listen address
	(X X X 0 I I 0 0)	-	Address record command
	(0 0 0 0 0 0 0 0)	-	Zero byte
	(C C C C C C C C)	-	Cylinder high
	(C C C C C C C C C)	-	Cylinder low
	(Н ННННННН)	-	Head
	(S S S S S S S S)	-	Sector
ATN	(X 0)	-	Unlisten

3.11 Seek

Loads the controllers disk address registers, seeks to the specified cylinder, selects the specified head and reads an ID from the disk to validate the position. This command (or the address-record command) must be issued before any data transfer command with the disk. The sequence is as follows:

ATN (X 0 1 A A A A A) - Controllers listen address
(X X X 0 0 0 1 0) - Seek command
(0 0 0 0 0 0 0 0) - Zero byte
(C C C C C C C C) - Cylinder high
(C C C C C C C C) - Cylinder low

(H H H H H H H H) - Head (S S S S S S S S) - Sector ATN (X 0 | | | | |) - Unlisten

Since all data tranfer commands imply a seek to the address in the disk address registers, the seek command is provided only for diagnostic purposes.

3.12 Read-Address

Returns the contents of the controllers disk address registers and the residual count from the most recent read, write, cold-load-read, format or verify command. If the most recent of these commands is completed without error the residual count will not be meaningful. If it is completed with error the count will be the number of sectors not transferred. The sequence is as follows:

ATN (X 0 I A A A A A)	-	Controller's listen addres	S
(X X X I 0 I 0 0)	-	Read-Address command	
(0 0 0 0 0 0 0 0)	-	Zero byte	
ATN (X 0)	-	Unlisten	
ATN (X I O A A A A A)	-	Controller's talk address	
(C C C C C C C C)	-	Cylinder high	
(C C C C C C C C)	-	Cylinder low	
(Н ННННННН)	-	Head	Returned by MSC-9305
(S S S S S S S S)	-	Sector	
(К ККККККК)	-	Residual count high	
(К ККККККК)	-	Residual count low	
ATN (X 0)	-	Untalk	

3.13 Cold-Load-Read

Seeks to cylinder zero and transfers the specified number of sectors starting with the specified head and sector. The sequence is as follows:

ATN (X 0 | A A A A A) - Controllers listen address (X X X | | | | |) - Cold load read command (H H S S S S S S) - Head and sector
(K K K K K K K K K) - Sector count high
(K K K K K K K K) - Sector count low
ATN (X 0 1 1 1 1 1) - Unlisten
ATN (X 1 0 A A A A A) - Controllers talk address
(D D D D D D D D)
. - Data
. (D D D D D D D D)
ATN (X 1 0 1 1 1 1) - Untalk

If no errors or only ECC correctable errors are encountered, the disk address registers are left pointing at the sector following the last sector transferred. If any other error is encountered, the disk address registers are left pointing at the sector in error and the count returned by the read-address commands indicates the number of sectors not transferred. Upon detection of a hard error, the controller returns zero bytes until the expected number of bytes (initial sector count times sector size) have been transferred to the Host. The data transfer may be suspended by untalking the controller and resumed by addressing it to talk again.

3.14 Read

Seeks to the cylinder and selects the head specified by the contents of the disk address registers and reads the specified number of sectors starting with the sector specified in the disk address registers. The sequence is as follows:

ATN (X 0 | A A A A A) - Controller's listen address (X X X 0 0 | 0 |) - Read command (0 0 0 0 0 0 0 0) - Zero byte (K K K K K K K K) - Sector count high (K K K K K K K K) - Sector count low
ATN (X 0 | | | | | |) - Unlisten
ATN (X | 0 A A A A A) - Controllers talk address (D D D D D D D D)

-23-

- Data . (DDDDDDD) ATN (X | 0 | | | |) - Untalk

If no errors or only ECC correctable errors are encountered, the disk address registers are left pointing at the sector following the last sector tranferred. If any other error is encountered, the disk address registers are left pointing at the sector in error and the count returned by the read-address commands indicates the number of sectors not tranferred. Upon detection of a hard error, the controller returns zero bytes until the expected number of bytes (initial sector count times sector size) have been transferred to the Host. The data transfer may be suspended by untalking the controller and resumed by addressing it to talk again.

3.15 Write

Seeks to the cylinder and selects the head specified by the contents of the disk address registers and writes the specified number of sectors starting with the sector specified in the disk address register. The sequence is as follows:

ATN (X 0 1 A A A A A) - Controllers listen address (X X X 0 1 0 0 0) - Write command (0 0 0 0 0 0 0 0) - Zero byte (K K K K K K K K) - Sector count high (K K K K K K K K) - Sector count low (D D D D D D D D) Data

ATN (X 0 | | | | |) - Unlisten

If no errors are encountered, the disk address registers are left pointing at the sector following the last one written. If an error is encountered, the disk address registers are left pointing at the sector where the error was encountered and the residual count returned by the read-address command is the number of sectors not written. Upon detection of an error, the controller will continue to accept data from the Host until the expected number of bytes (initial sector count times sector size) have been transferred but the data will not be written to the disk. The data transfer may be suspended by unlistening the controller and resumed by addressing it to listen again.

3.16 Read-Long

Seeks to the cylinder and selects the head specified by the contents of the disk address registers and reads the sector specified in the disk address register. The data is returned followed by the 4 byte ECC field. The sequence is as follows:

ATN	(X 0 A A A A A)	-	Controllers listen address
	(0 0 0 0 0 1 1 0)	-	Read long command
	(0 0 0 0 0 0 0 0)	-	Zero byte
ATN	(X 0)	-	Unlisten
ATN	(X 0 A A A A A)	-	Controllers talk address
	(D D D D D D D D)		
	•		
	•	-	256 or 512 data bytes
	(
	(D D D D D D D D)		
	$(D \ D \ D \ D \ D \ D \ D \ D \ D \ D \$	_	ECC byte 0
	. ,		,
	(E E E E E E E E E)	-	ECC byte 1
	(E E E E E E E E E) (E E E E E E E E E)	-	ECC byte 1 ECC byte 2

On completion of a read-long, the disk address registers are left unchanged.

The ECC bytes is a polynomial derived from the data consisting of $(X^{32} + X^{23} + X^{21} + X^{11} + X^2 + 1)$.

3.17 Write-Long

Seeks to the cylinder and selects the head specified by the contents of the disk address registers and writes the sector specified in the disk address registers. The

-25-

data is written to the disk followed by the 4 byte ECC field. The sequence is as follows:

```
ATN (X 0 | A A A A A) - Controllers listen address

(0 0 0 0 | 0 0 |) - Write long command

(0 0 0 0 0 0 0 0 0) - Zero byte

(D D D D D D D D D)

.

.

.

256 or 512 data bytes

(D D D D D D D D)

(E E E E E E E E) - ECC byte 0

(E E E E E E E E) - ECC byte 1

(E E E E E E E E) - ECC byte 2

(E E E E E E E E) - ECC byte 3

ATN (X 0 | | | | | | ) - Unlisten
```

On completion of a write-long, the disk address registers are left unchanged.

The ECC bytes appended to the data should be a polynomial calculation of $(X^{32} + X^{23} + X^{21} + X^{11} + X^{2} + 1)$.

3.18 Format

Recalibrates the drive, then seeks to the cylinder and addresses the head specified in the disk address registers and formats the specified number of tracks. A repeating data pattern of B6DB6D is written in the data field of each sector on the track. The sequence is as follows:

 ATN (X 0 1 A A A A A)
 Controllers listen address

 (X X X 1 1 0 0 0)
 Format command

 (0 0 0 0 0 0 0 0)
 Zero byte

 (K K K K K K K K)
 Track count high

 (K K K K K K K K)
 Track count low

 ATN (X 0 1 1 1 1 1 1)
 Unlisten

If an error occurs during the format the disk address registers are left pointing at

-26-

the track which was being formatted when the error occured. If no errors occur, the cylinder and head portions of the disk address register are left pointing at the track one past the last one formatted. The sector portion of the disk address registers is unchanged by the format command.

3.19 Verify

Seeks to the cylinder and selects the head specified in the disk address registers and reads the specified number of sectors starting with the sector specified in the disk address registers. the data is checked for valid ECC but is not transferred to the Host. The sequence is as follows:

ATN (X 0 I A A A A A)	-	Controllers listen address
(X X X 0 0 I I I)	-	Verify command
(0 0 0 0 0 0 0 0)	-	Zero byte
(К ККККККК)	-	Sector count high
(К ККККККК)	-	Sector count low
ATN (X 0)	-	Unlisten

If no errors are encountered, the disk address registers will be left pointing at the sector one beyond the last one verified and the residual count will equal zero. If an ECC correctable error is encountered, the command will terminate with the address registers one sector beyond the sector which was correctable and with the residual count equal to the number of sector not verified. If any other error occurs, the command terminates with the address registers pointing at the sector in error and with the corresponding residual count.

3.20 Write-Alternate-Sector

The last sector on each track is reserved as an alternate in case one other sector on the track has a hard defect. The spare may be assigned using this command to replace the defective. The command seeks to the cylinder and selects the head specified in the disk address registers. It then assigns the alternate to replace the sector specified in the disk address register and writes it with the data sent with the command. The sequence is as follows:

3.21 Set-Interleave

The controller will perform a logical to physical sector mapping as specified by this command. At power on or following an interface-clear, universal-clear or selected-clear, the mapping is reset to logical equals physical. The number of bytes sent with the command must equal the number of sectors per track. (17 with 512 byte sectors and 31 with 256 byte sectors.) Each byte must have a unique value from 16 to 10 or 0 to 30. The contents of byte 0 tells physically where logical sector 0 is located. The contents of byte 1 tells physically where logical sector 1 is located, etc. The sequence is as follows:

```
ATN (X 0 | A A A A A) - Controllers listen address
(X X X | | 0 0 |) - Set interleave command
(0 0 0 0 0 0 0 0) - Zero byte
(D D D D D D D D) - Physical location of logical sector 0
.
.
(D D D D D D D D) - Physical location of logical sector 16 or 30.
ATN (X 0 | | | | | | ) - Unlisten
```

3.22 Loopback

This command is a diagnostic command to test proper communication between the 8048 in the controller and the Host system. A data byte is sent to the controller where it is complemented and returned to the Host. The sequence is as follows:

ATN (X 0 | A A A A A) - Controllers listen address (X X X | | 0 |) - Loopback command (D D D D D D D D) - Data Byte
ATN (X 0 | | 1 | 1 | 1) - Unlisten
ATN (X 1 0 A A A A A) - Controllers talk address (D D D D D D D D) - Complemented data byte

ATN (X | 0 | | | |) - Untalk
SECTION 4 MAINTENANCE

4.1 General

The MSC-9305 requires no periodic maintenance. Numberous commands are included within the command set to aid in verifying the operation of the major subassemblies of an MSC-9305 based disk subsystem and the major components within the MSC-9305 itself.

When a fault is suspected within the disk subsystem maintenance should proceed in an organized fashion to ensure rapid fault isolation and repair. The major faulty subassembly should be identified first, then the faulty component within the subassembly should be identified.

4.2 Troubleshooting Guide

Shown in Figure 4-1 is a flow chart to assist troubleshooting a system containing the MSC-9305.

Shown in the flow chart is a "Host Level Disk Diagnostic" - this is optionally provided by Microcomputer Systems Corporation to be used with HP-85 Host computers. If the MSC-9305 is used with another Host computer the diagnostic should be written to exercise and test the disk subsystem by envoking all controller commands and disk functions and testing for proper results.



SECTION 5 THEORY OF OPERATION

5.1 General

At the center of the MSC-9305 is the 8048 microprocessor unit (MPU) which controls the TMS-9914 to provide all host communication and activates the MSC-9056 Disk I/O processor to perform disk functions.

5.2 GPIB Protocol Introduction

The GPIB is designed to allow up to 15 devices within a localized area to communicate with each other over a common bus. Each device has a unique address, read from external switches at power-on, to which it responds. Information is transmitted in byte serial bit parallel format and may consist of either device data or interface control information.

Device data may be sent by any one device (the TALKER) and received by a number of other devices (LISTENERS). Instructions such as a select range, select function, or measurement data for processing or printout may be sent in this way.

One of the devices on the bus, designated the Controller in charge (Controller), may send interface control messages. Devices can be assigned to the bus as listeners or talkers by sending their unique talk or listen address, and may be switched between remote and local control.

The bus itself consists of a 24 wire shielded cable. 8 lines carry data; 8 are control lines; 8 are signal and system grounds. A diagram showing the IEEE bus configuration is given in Figure 5-1.

Three of the bus management lines operate as a three line handshake between talker (or controller) and listeners. No new data is sent until each device addressed to listen has received the last byte and is ready for the next. This method of asynchronous communication ensures that the data rate is suited to the slowest active listener, as well as ensuring compatibility over a wide range of devices. A

Signature	Description Logic GND
D108 (MSB) D107 D106 D105 D104 D103 D102 D101 (LSB	D108 through D101 are the data input/output line on the GPIB side. These pins connect to the IEEE-488 bus via non-inverting transceivers.
DAV	DATA VALID: handshake line controlled by source to show acceptors when valid data is present on the bus.
NDAC	NOT DATA ACCEPTED: handshake line. Acceptor sets this false (high) when it has latched the data from the I/O lines.
NRFD	NOT READY FOR DATA: handshake line. Sent by acceptor to indicate readiness for the next byte.
ATN	ATTENTION: sent by controller in charge. When true (low) interface commands are being sent over the DIO lines. When false (high) these line carry data.
REN	REMOTE ENABLE: sent by system controller to select control either from the front panel or from the IEEE bus.
	INTERFACE CLEAR: sent by the system controller to set the interface system into a known quiescent state. The system controller becomes the controller in charge.
SRQ	SERVICE REQUEST: set true (low) by a device to indicate a need for service.
	END OR IDENTIFY: if ATN is false this indicates the end of a message block. If ATN is true the controller is requesting a parallel poll.

FIGURE 5-1 GPIB Bus Configuration



Figure 5-2 GPIB 3-Wire Handshake Flow Chart

•

31.

5.3 Block Diagram Description

Figure 5-3 illustrates the block diagram of the MSC-9305. The following sections will describe each major block in greater detail.

5.3.1 GPIB Interface

The GPIB input/output pins are connected to the IEEE-488 bus via bus transceivers. The direction of data flow is controlled by the TE and CONTROLLER outputs generated on the TMS 9914. The SN 75160, 75161 and 75162 ar designed specifically for use with a GPIB interface. The TE and CONTROLLER signals are routed within the devices so that the buffers on particular lines are controlled as required by the TMS 9914.

5.3.2 GPIB Adapter

The TMS 9914 is used to enable the 8048 MPU to communicate with an IEEE-488 General Purpose Interface Bus (GPIB). It performs the interface function between the microprocessor and bus and relieves the processor of the task of maintaining the IEEE protocol. By utilizing the interrupt capabilities of the device the bus does not have to be continually polled, and fast responses to changes in the interface configuration are achieved.

Communication between the microprocessor and TMS 9914 is carried out via memory mapped registers. There are 13 registers within the TMS 9914, 6 of which are read and 7 write. They are used both to pass control data to, and get status information from, the device.

The 3 least significant address lines from the MPU are connected to the register selected line RSO, RS1, and RS2 and determine the particular register selected. The high order address lines are decoded by external logic to cause the CE input to the TMS 9914 to be pulled low when any one of 8 consecutive addresses are selected. Thus the internal registers appear to be situated at 8 consecutive locations within the MPU address space. Reading or writing to these locations transfers information between the TMS 9914 and the microprocessor. Note that reading and writing to the same location will not access the same register within

the TMS 9914 since they are either read ony or write only registers. For example, a read operations with RS2-RS0 = 011 gives the current status of the GPIB interface control lines, whereas a write to this location loads the auxiliary command register.

Each device on the bus interface is given a 5-bit address enabling it to be addressed as a talker or listener. This address is set on a DIP switch before power-on and is both read by the microprocessor and written into the address register as part of the initialization procedure. The TMS 9914 responds by causing a MA (My Address) interrupt and entering the required addressed state when this address is detected on the GPIB data lines.



.

Figure 5–3 MSC-9305 Block Diagram

 $\gamma \overline{\gamma}$

5.3.3 8048 Microprocessor

The microprocessor provides the central intelligence of the MSC-9305 controller to translate commands from the host into a series of control functions for the MSC-9056 Disk I/O processor. The 8048 contains a IKX8 program memory, a 64X8 RAM data memory, 27 I/O lines, and an 8-bit timer/counter.

5.3.4 Disk I/O Processor

The MSC-9056 is a Module which incorporates most of the functions required to interface to the Shugart Technology ST-506 disk drive. The functions incorporated within the MSC-9056 allow high level tasks to be communicated with it, achieving sophisticated control of the disk drive with minimum additional circuitry.

There are twelve separate commands which the Module will execute. Each of these commands requires multiple 8 bit bytes to fully specify the task.

Seek	Read Sector	Write Long	Set Interleave
Recalibrate	Write Sector	Status Request	Write Alt. Sector
Diagnostic	Read Long	Format Track	Write Check

5.3.5 DMA Control

This is a group of circuits which allow the Disk Data to be communicated directly between the MSC-9056 and the TMS 9914, thus achieving maximum data transfer rate without being restricted by the speed of the MPU. The MPU handles all command, control, and status functions and enables the DMA circuits at the proper time for the data transfer.

5.3.6 Data Separtor

This is an individual printed circuit-board to provide conversion between the MFM data format of the disk and the NRZ format of the MSC-9056 module. This block also provides a means for generating and detecting address marks which have a unique encoding to divide a track into a number of fixed sectors.

5.3.7 Disk Interface

This is a group of circuits to provide the electrical interface between the MSC-9056 module and the disk drive.

5.4 Controller Schematic Description

A schematic of the MSC-9305 controller is included in Appendix A. The following sections will detail the function of the controller. The controller function can best be described by the functions of the I/O signals of the MPU and 9056 module.

5.4.1 MPU I/O Ports

The following list describes the functions of each 8048 MPU I/O port.

- PIO Clear signal to the 9914 used to intilialize the GPIB adaptor.
- DBIN signal to the 9914 to define the direction of data transfer.
 During DMA this line is high for data transfer from the MSC-9056 to the host. During transfers between the MPU and the 9914 this line has the opposite interpretation. When the transfer is from the 8048 to the 9914 this signal is low.
- P12 This line enables the LS243 to transfer data from the 9056 to the MPU data bus. The MPU data bus is also routed to the 9914, so this signal will also be high when data is sent from the 9056 to the 9914.
- P13 This signal is connected to the LS257 multiplexer to define when 9056 communication is to be performed with the MPU or the 9914. When P13 is high communication is between the 8048 and the 9056. When P13 is low "DMA" is enabled and the 9056 communicates (Data) directly with the 9914.
- PI4 This is an enable signal to activate 9056 and 9914 communication.
- P15 This is the Command (CMD) signal to the 9056. Whenever a task is to be performed by the 9056 this signal gets set (active low) to activate the module to accept a command.
- PI6 This is a Clear signal for the 9056 module whenever the MPU needs to reset the module.
- PI7 This signal is routed through the LS257 multiplexer to activate a

Strobe (STB) to the module as a handshake signal to note that the MPU has accepted or has available a byte of information. The Strobe is a reponse to Load Data In (LDT) or Data Out (DOUT) from the module. See Figure 5-4.

P24

_

This signal gets input to the MPU as the READY (RDY) signal from the 9056. The Ready signal is active whenever the 9056 is transferring data on its data bus with the 9914 or the 8048. See Figure 5-4.



Figure 5-4 Module Control Timing

•

- P25 This is the TRIGGER (TR) signal out of the 9914 to note when the GET command (Group Execute Trigger) is received over the GPIB interface or the GET command is given by the MPU.
- P26 This is an input to the MPU to note if the controller is set for 256 or
 512 bytes per sector. The signal is high for 512, at which time the strap is out.
- P27 This is a Clear signal to the LSI74 address register. It is low whenever the MPU is using memory map data transfers to communicate with the 9056, thus the CE to the 9914 and the LS240 switch receiver will be disabled from driving the data bus.
- INT This the Interrupt signal from the 9914 to the MPU to note whenever the GPIB adapter requires attention.
- XTAL These two lines are the clock input to the MPU. The clock frequency is 4MHZ which is derived from dividing 16MHZ by 4 by the two 74S74 Flip-Flops.
- ALE This is the Address Latch enable signal out of the MPU which is active every memory I/O cycle to latch the address off the MPU data bus.
- RESET This is the Reset signal for the MPU derived from the RC power up detect circuit or the Interface Clear (IFC) signal from the GPIB bus.
- TI This is an input signal to the MPU which is active (low) whenever the 9056 is transferring a byte of information. See Figure 5-4.
- WR This is the Write signal out of the MPU whenever data is output on the MPU data bus. The WR signal enables the LS139 address decoder to activate chip enable (CE) to the 9914, and the WR signal directly enables the Write enable signal to the 9914.
- D0-D7 This is the MPU data bus connected to the address register, 9914, LS243 transceiver to the 9056, and the LS240 switch receiver.
- RD This is the Read signal out of the MPU whenever data is input on the MPU data bus. It is connected to enable the LS139 address decoder to enable the 9914 chip enable or the LS240 switch receiver.
- TØ This is an input to the MPU from the 9056 BUSY signal to denote whenever the 9056 is processing a command.

5.4.2. MSC-9056 I/O Lines

-42-

The following list describes the functions of each Module I/O Line which was not previously described.

- D0-D7 This is the bidirectional data bus of the Module which is routed to the MPU bus via the LS243 transceiver and the disk interface via the LS245 transceiver.
- Ready This is a Ready signal out of the module to note whenever the module can transfer data on the data bus with other than the disk interface. See Figure 5-4.
- LDI This is Load Data In signal out of the module to note when the module can input a byte on it's data bus from other than the disk interface. The LDI signal is combined with the RDY signal to enable the LS243 to drive the module data bus. The combined signal is used to generate the XFER signal which is routed to the MPU, the Strobe latch, and the DMA logic via the LS257 multiplexer. The Strobe latch gets reset whenever the LDI signal returns inactive (high), see Figure 5-4. The XFER signal, after being routed through the LS257 is used in conjunction with the Access Request (ACCRQ) of the 9914 to enable a sequencer to generate the Access Granted (ACCGR) function to the 9914. See Figure 5-5.
- DOUT This is the signal out of the Module to denote whenever the module is outputting a byte on its data bus. The DOUT signal is connected to the disk interface circuits via LS32 gates to generate control functions for the disk interface circuits. The DOUT signal is also combined with the RDY signal to generate the XFER signal which is routed to the MPU, the Strobe latch reset, and the DMA circuits. The XFER signal, during a DOUT function, is used in a sequencer to generate Access Granted and Write enable functions to the 9914. See Figure 5-5.



Figure 5-5 DMA Timing

DC0, DCI These two signals, out of the module, are encoded to define what information is on the module data bus and when a write address mark pulse is to be generated. The signals are decoded by an LS139 decoder, for the following functions:

,		5
State	0 -	LS174 enable to store disk control functions.
5	Bit 0 - H	ead O select
		I – Head I select
		4 – Step control
		5 – Direction control
		7 - Reduce current control
State	I –	Latch Enable to store the drive select and
		AM Search functions. Note that in this
		application of the 9056 the drive select is
		always enabled. And bit 4 is the only bit
		latched for the AM Search enable function.
State	2 -	Generates a Control signal to enable the

- State 2 Generates a Control signal to enable the input of disk status into the module.
 - Bit 0 Track 00
 - I Write Fault
 - 2 Seek Complete
 - 3 Ready
 - 4 Selected

3 - Ge

State

- Generates a pulse which is routed to the data separator to generate an address mark.
- $\overline{\text{DCV}}$ This is the DC Valid signal out of the module to denote whenever there is a valid state on the DCO and DC1 control signals. The $\overline{\text{DCV}}$ signal is used to enable the LS139 Decoder.
- Index This signal is routed into the module from the disk drive via a timing circuit to denote whenever the disk has reached the index point of it rotation. The timing circuit is required to insure an accurate reference point from the leading edge of index. See Figure 5-6.
- AMD This is the Address Mark detect signal into the module from the data separator PCB. The disk is formatted into fixed sectors by writing address marks to delineate the beginning of each sector.
- PLO This is the disk data clock input to the module coming from the data Clock Separator, it is used to synchronize the Read or Write data.

Read - This is the NRZ Disk Read data input to the module coming from the data separator.

•



Figure 5-6 Index Timing

Write -	This the NRZ Disk Write data out of the module going to the data	
Data		separator.
	-	This the Disk Write enable signal out of the module going to the data
Gate		separator.
		This is the Disk Read Enable signal out of the module going to the
Gate		data separator.

5.5 MPU Firmware Description

The firmware in the 8048 MPU is structured into 2 major routines, a number of command execute routines and a number of common subroutines. A listing of the Firmware is provided in Appendix B.

5.5.1 Major Routines

<u>Power on Initialization</u> - This routine initializes the 9914, reads the controllers talk and listen address (both the same), clears the MPU RAM, determines the parallel poll bit (also obtained from the switches) and initializes various control signals.

Idle Routine - This routine waits for activity to be initialized from the host.

5.5.2 Command Execute Routines

These routines perform the unique functions required for each command.

5.5.3 Major Subroutines

<u>Read GPIB Subroutine</u> - This subroutine reads data bytes from the GPIB bus via the 9914.

<u>Write GPIB Subroutines</u> - This subroutine sends bytes to the GPIB bus via the 9914.

<u>Bump Address Subroutine</u> - This subroutine provides the mechanism to enable the 9305 to transfer multiple sectors, automatically changing the head and cylinder address.

<u>Write 9914 Register Subroutine</u> - This subroutine writes the control registers within the 9914.

Read 9914 Registers Subroutine - This subroutine reads the status registers out of the 9914.

<u>Command to Module Subroutine</u> - This subroutine performs the transmission of the command task bytes to the module.

	maclii Attatette		╞╪╪╪╪╪╪╪╪╪╪╪╪╪╪╪╪╪╪╪╪╪╪╪╪╪╪╪╪╪╪╪╪╪╪╪
	ř		
	ý ý ý	GPIE CONTROLL	LER ROUTINES
	· ? ## ## ## ## ## ## ## ## ## ## ## ## \$		[▙] ╇╋╋╋╋╋╋╋╋╋╋╋╋╋╋╋╋╋╋╋╋╋╋╋╋╋
	public		initgpib
	; 8291 registe		
F700 ==	gptldi equ	0f700h	î data in
F700 ==	gptldo equ	012005	i data cut
	gotlisi equ	01701h	int status 1
F701 =	gptlml equ	0f201h	f int mask 1
F702 = F702 =	gptlis2 equ	0f202h	% int status 2
F702 == F703 ==	gptim2 equ	0f702h	f int mæsk 2
F703 ==	gptlsps equ	0f703h	<pre>% serial poll status</pre>
F703 == F704 ==	gptlspm equ	0f203h	<pre>% serial poll mode</pre>
F704 ==	gptlas equ gptlam equ	01704h 01704h	; address status
F705 =	gptlam equ gptlept equ	01704h -01705h	; address mode
F705 ==	gptlaxm equ	01205h) command pass thru
F706 ==	gptla0 equ	01703N 01706h	i aux mode i addeere o
F706 =	gptla01 equ	01706h	; address O ; address O∕l
F707 ==	gptlat equ	0f707h	f address 0/1 f address 1
F707 ==	gptleos equ	0f707h	f eos
1 1 11 7	o A Million pronorman and an	WEZ WZ CE	2 WAD 10
	د ده ۲		
	; 8292 registe ;	ers	
F708 =	gpedata equ	0f208h	î data
F709 ==	gpese equ	0 1 709h	; control/status
		··· · · · · · · · · · · · · · · · · ·	1 Define 1 and 1 an I and 1
	; option swite ;	ches	
F710 ==	gpswi equ	0f710h) switch 1
F711 ==	gpsw2 equ	0f711.h	/ switch 2
F712 =	©ps⊌3 equ	0f712h	; switch 3
F713 =	gpio equ	0f713h	; .oport
	\$		
	} "dma" addree		
00F6 ==	gpdma equ ;	0f6h	; one byte dma address
an an an	î ioport bit ∉ }		
	icintb equ	01h	; 8291 int
0002 **	iotrigb equ	0.2h	; trigger
0004 = 0000	ioteib equ	04h) 8292 tei
0008 ==	iospib equ	08h) 8292 spi
0010 = 0020 = 0020	icobfib equ	10h	; 8292 obfi
0020 == 0040 ==	icibfib equ	20h	\$ 8292 ibfi
0080 ==	iodrego equ	40h	\$ 8291 dreg
UUCU	iowtto equ	80h	; wait time out
		·····	
	;8291 int 1 co ;	TIST BRUS	
	Y		

0002 ==	.		0.00		1		
	bom	equ	02h	\$ 2	bo		
0001 = 0010 = 0010	io i. m	equ	01h	4 †	in i		
	encimk.	eque	10h	Ŷ	enci	1.nt	np
0080 =	cpt	equ	80h	Ŷ	cpt		
	; ; qpib						
	* Obro	commands					
005F =	unt	equ	Sfh			÷	untelk
003F =	uni.	equ	3fh				unlisten
0008 =			08h			ý 	
0004 ==	get	േവ്വ ‴‴്⊔				2 *	group execute trigger
0018 =	sde	equ	04h			f A	device clear
	spe	െവ്വ	18h			÷	•
0019 ==	spd	ectu	19h			ÿ	serial poll disable
0009 ==	tet ;	ωqu	09h			ş	take control
		contri v	un la nonsei				
	y UNAN 7 A Y		0.111.111.1127.20				
00A0 ==	, intmb	marts i	() () Sec	0	4		
00A0	.1.1.1.1.1111.) ș	ക്ഷ്ണ	0a0h	Ŷ	tei		
	; ,						
	; 8292 ;	commands					
00F0 ==			0.000			~	
	speni	equ	010h			¢ 	stop counter interrupts
00F1 == 00F2 ==	gidl	equ	0f1h			\$ 	go to idle
	rset	⊛qu	0f2h			\$ •	reset
00F3 =	rsti	ലവ	0f3h			ý.	reset ints
00F4 =	gsec	©qu	0 f 4h			ÿ	goto standby,count
00F5 ==	estob	equ	0f5h			Ŷ	execute pp
00F6 ==	gtsb	⊛qu	Of6h			Ŷ	goto standby
00F7 #	sloc	eequ	0f7h			÷	set local mode
00F8 =	srem	⊛qu	0f8h			ê	set remote
0069 ==	abort	equ	019h			Ş	abort
00FA ≕	tentr	equ	0fah			Ŷ	take control (recieve control)
00FC =	teasy	equ	Ofeh			÷	take control async
00FD ==	tesy	equ	0fch			ŝ	take control sync
0.0FE =	stoni	equ	0feh			ş	start counter ints
	è						
	3 8292	utility d	commands				
	* *						
	ŝ						
0081	wout	equ	$0 \oplus 1h$			ŝ	write to time out register
00E2 =	weve	equ	0e2h			4. 4	write to event counter
0083 -	reve	equ	0e3h			ŝ	read event counter status
0084 ==	rerf	equ	0e4h			 ?	read error flag register
00E5 ==	rinn	 ເອດ(ເມ	0eSh			\$	read int flag register
00E6 ==	rest	equ	0e6h			÷ ?	read controller status red
00E7 ==	rbst	equ	0eZn			7 2	read gpib bus status reg
00E9 =	rtout	equ	0e9h			r t	read ypic cus scalus register read timeout status register
00EA ==	rerm	equ	0ean			5 2	
0008 =	i.ack	equ	0 0 bh			2 9	read error mask reg int ack
66 52 56 for 11	a. απ. 15. ∲	weed we	0.04.944			¢	al ta tu constante.
	* * *						
	\$* \$						
0000 ==		commands	0				
	ipon91	equ	0			÷	immediate por
0002 ==	cr91	equ	22			2	chip reset

0003 =	fh91	equ	З	ę	· ····································
0004 ==	get91	equ) 4	1 0 9) finish hand shake 9 get
0006 ==	seci91	ecto	6	;	send eoi next byte
6000 m	2				
0040 = 0080 = 0080 = 0080	lon	equ	40h	Ŷ	,
0000	ton ŷ	equ	80h	ţ	: talk only mode
	2 2 4				
	, Ŷ				
	4. *				
	*				
	\$# :#: #:#:#:#	****	**************	:: ::	╪╪╪╪╪╪╪╪╪╪╪╪╪╪╪╪╪╪╪╪╪╪╪╪╪╪╪╪╪╪╪╪╪╪
	ř				
) gpib	intiali	se routine		
	? 会讲:		.H. H. H. H. M. H.		
	initgpi	nanananan ananan Seris	·#•#•#•#•#•#•#•#•#•#•#•#•#•#•#•#•#•#•#•	 	ः₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩
0000 3EA0	and the second second second	mvi.	a∗intmb	÷	enable TCI on 8292
0002 0109F7		l.×i	bygpese		8292 command register
		ourtp	8	•	www.vac. commention i moltracemt.
0005+ED79		DB	ОЕDH,Аж8+41Н		
0007 3E60 0009 0E06		m∨i.	a,060h		
0007 00.00		m∨i. mushaa	cvlow(gptla01)		
000B+ED79		outp DB	© 0EDH∳A×8+41H	ž	disable major talker/listener
000D BEEO		m∨i	a,0e0h		
		outo	3		disable minor talker/listener
000F+ED79		DB '	0EDH,A×8+41H		PERCENTER INTERNET CONTRACT TREESED
0011 3880		m∨i.	arton	ŝ	talk only mode
0013 0E04		mvi.	c,low(gptlam)		,
/5 /3 # #** . #**** ****		ourtp	8	A Ż	set talk only mode
0015*ED79 0017 3E28		DB	0EDH,AX8+4114		
0019 0E05		m∨i. Buudi	a,28h	ê	8Mhz clock
		mvi ourtp	cylow(gotlaxm) a	÷	mande as the set of the
001B+ED79		DB	0EDH,A×8+41H	2	set clock rste
001.1) AF		×ns	8		
001E 0E01		m∨ii	c,low(gptlm1)		
0000.000		outp	8	e 2	clr all ints mask 1
0020+ED79 0022 0C		DB	0EDH,A%8+41H		
		inr outp	C:		,
0023+ED79		DB	8 0EDH#A*8+41H	2	and mask 2
0025 0E05		mvi.	c,low(gptlaxm)		
		ourto	8 	â	immediate execute pon
0027+ED79		DB .	0EDH+Ax8+41H	ŕ	annears on exercision 10011
0029 3A0C03		lda	mcia	÷.	calc mta:mla
002C C620		adi	20h		
002E 320D03		sta	m l æ		
0031 C620 0033 320E03		adi	20h		
0036 0E09		sta	mta w landaka manaka		
SAMANA AN MIN'NY		m∨i inp	cylow(gpese) s		
0038+ED78		DB	©EDH≠A×8+40⊣		
003A 87		ora	S ACTAUX HWOLLANU		
0038 F2AD01		jp	initasne	Å	initialise as not controller
					and the second result of the second

003E BEFF шvi ay0ffh 0040 321A03 sta ctrlflq) set c in c flag 0043 09 ret. à ê 2 Â ÷ 4 send routine send: ŝ ; send a data block addressed by HL of (8) byte long to listener address (D). if E=0 use slow data rate else fast 4. 4 ŝ 0044 CS push b > save BC 0045 3A0E03 lda mta : my talk address 0048 CDDF01 call quibeom Send gpib command 0048 7A mov 82C listen address 004C CDDF01 call gpibeom 004F 3EF6 m∨á a,gtsb # 8292 goto standby 0051 CDEC01 callcom92 🕴 send command to 8292 0054 Ci gog \mathbf{b} / resore count 0055 05 der Ъ 🕴 last byte for eoi 0056 28 ₩0V 83 y (0 0.057 87 ora 3 jr z sendi 0058+2800 DB 28H, SEND1-\$-1 ; use fast data rate send2; 005A CDFA01 callioportr % read ioport(and reset to) 005D E640 ani. iodreqb ; test dreq jr z send2 ? wait for dreg 005F+28F9 DB-28H,SEND2-\$-1 \$ 0061 0EF6 myi. c,gpdma % "dma" address outir ; output data 0063+EDB3 DB 0EDH+083H .ir send3 % output eoi 0065+180D DB 18H,SEND3-\$-1 send1: ; use slow data rate 0067 CDFA01 call. ioportr ; read io port 006A E640 iodreqb ana : test dred jrz send1 006C+28F9 0E 28H, SEND1-\$-1 ÷ 006E 0EF6 mvi. C • Gpdma outti % output byte 0070+€DA3 DB 0EDH,0A3H jrnz send1 0072+20F3 DB. 20H,SEND1-4-1 ŝ send3:

; check io status and send eoi 0074 CDFA01 call ioportr 0077 E680 ani. iowtto 0079 SF mov @ 9 @ # save time out status send4: 007A CDFA01 call ioportr 007D E640 ani. iodreab .jr send4 ? wait till last byte sent 007F+18F9 18H,SEND4-4-1 DB 0081 3E06 a,seoi91 m∨i % send eoi next byte 0083 C5 push b 0084 0105F7 lloki. b, gotlaxm ourto 8 > ouput command 0087+ED79 DB 0EDH,A*8+41H 0089 C1 pop b 008A 0EF6 m∨i e,gpdma outi \$ send last byte 008C+EDA3 DB DEDH, DAGH 008E SEFD m∨i. s,tesy % take control syncronously 0090 CDEC01 call com92 0093 CD0602 call waitt ; wait for task complete 0096 3E3F invo. ay und # Unlisten command 0098 CDDF01 call quibeom 009B 7B mov ay e 0090 09 ret ŝ ŝ ÷ å ÷ \$ recieve routine °**** ÷ recv: * ; recieve data block from GPIB, Address of block is in HL ; Length is in B and address of talker is in D. ; If E=0 then use slow data rate else fast. 009D C5 push b # save count 009E 7A mov 33 y Ci 009F CDDF01 callquibeom : talker address 00A2 3A0D03 lda mla: > my listen address 00A5 CODF01 call qpibeom . 00A8 3E40 m∨i. avlon-% listen only 00AA 0104F7 $1 \times i$ bygotlam ۰. ۶ outo 8 % set listen only 00AD+ED79 0B 0EDH+A*8+41H 00AF AF $\times r \otimes$ 23 00B0 0E05 mvi cylow(gotlaxm) outo ;#**2** > immediate pon 00B2+ED79 DB 0EDH,A*8+41H 00B4 3EF6 m∨i a,qtsb % goto standby

00B6 CDEC01 call. com92 0089 000602 call waitt 3 wait task complete 00BC C1 gog \mathbf{b} i restore count 0.0BD 78 mOV8 a (9 008E 87 0.0483 jræ recvi 00BF+280D DB 28H,RECV1-\$-1 ; use fast data rate recv2: 00C1 CDFA01 call. ioportr * read ic port 00C4 E640 ani iodreqb ; test dreg jrz recv2 00C6+28F9 DB 28H,RECV2-\$-1 ŝ 00C8 0EF4 m∨i c,godma ; "dma" address inir ; input block 00CA+EDB2 DB 0EDH,0B2H recv3 j۳ 00CC+180D DB. 18H, RECV3-4-1 A 9 recvi: > use slow data rate 00CE CDFA01 call ioportr f read i/o port 00D1 E640 iodreqb ærni. 7 test dreg jr z recv1 00D3+28F9 DB 28H,RECV1-\$-1 ŝ 00D5 0EF6 mvi. cycpona ini. ; input one byte 0007+EDA2 0EDH+0A2H DB jrnz recv1 00D9+20F3 DB 20H,RECV1-\$-1 ŝ recv3: 00DB CDFA01 call ioportr 00DE E680 iowtto ani.) check to status 00E0 5F no∨ 0,8 7 save it ŝ 00E1 3EFD m∨i a,tesy > take control sync 00E3 CDEC01 com92call. 00E6 CD0602 $c \approx 1.1$ waitt % wait task complete 00E2 3E80 m∨i. ayton 00EB 0104F7 1.2<1 b, qotlam outo 33 % set talk only mode 00EE+ED79 DB 0EDH,A*8+41H 00F0 3E5F myi. a.unt) untalk command 00F2 CDDF01 call. *doibeom* 00F5 78 moγ (3 9 C) ; det io status 00F6 C9 ret ŝ ÷ ŝ get control of GPIB Å °****

GETCTRL: ; this routine aquires control of GPIB if needed 00F7 AF $\approx T > c$ 8 00F8 321903 sta freeflg % set busy 00FB 3A1A03 1da etrlflq ; check if already c in c 00FE 87 ora 8 00FF C0 rnz# already in control ; enable pp 0100 3809 mvi. a, 9h > parallel poll enable 0102 0105F7 1×i b,gptlaxm : aux mode register outo 8 0105+ED79 DB 0EDH+A*8+41H i now assert SRQ 0107 0103F7 1×i. bygptlspm % serial poll mode 010A 3E40 mγi a,40h f rsv bit ourtp 223 010C+ED79 DB 0EDH,A×8+414 ; now wait for take control message getc2: 010E 0E01 m∨i. c,low(gptlis1)) int 1 getel: ino 3 0110+ED78 DB 0EDH,A×8+40H 0112 E680 ani. cot # wait for cpt jrzgetc1 0114+28FA DE 28H,GETC1-\$-1 Ŷ 0116 0805 m∨i. c,low(gotlept) ing 8 ; get command 0118+ED78 DB-0EDH, Ax8+40H 011A FE09 coi tet ; check if take control command jrnz. detc3 ; acknowledge and try again 011C+2036 DB 20H,GETC3-\$-1 011E 0E04 mvi ; address status cylow(gptlas) i ngo ;2 0120+ED78 DB 0EDH,A×8+40H 0122 E602 ani. 02h? check if addressed 1 T Zdetc3 ; not my address 0124+282E DB: 28H,GETC3-\$-1 ĝ 0126 0803 mvi. c,low(gptlspm) 0128 AF $\times r \approx$ 33 ourto 3 % reset SRQ 0129+ED79 DB 0EDH,A*8+41H ŷ 0128 3860 m∨i. a,60h 012D 0E06 mvi. c/low(gptls01) ; disable talker listener ourto 222 012F+ED79 DB 0EDH;A*8+41H 0131 3E80 m∨i arton 0133 0E04 ₩Vİ cylow(gptlam) outo 22 3 set ton mode 0135+ED79 DB 0EDH,A×8+41H 0137 AF $\times r \approx$ 0138 0E01 mvi. cylow(gotlis1) ourto ;D)

013A+ED79	in the second	DB	0EDH#A*8+41H		
013C 0C	:	i. mm	C		
	(outo		 2	clear both int masks
013D+ED79		oe '	0EDH,Ax8+41H	•	See all Version of the start of
013F 0E05		nvi.	c,low(gptlaxm)		
		outo	s carowedberevma		
0141+ED79		DB DB			
0143 3EFA			0EDH,A*8+41H		
		n∨i.	a,tentr		
0145 CDEC01		sall	com92		take control
0148 3E0F		n∨i.	a,Ofh	ŷ	reset holdoff on cpt command
014A 0E05		nv:i.	cylow(gptlaxm)		
		օսոնք	8		
014C+ED79	Ľ)B	ОЕРН,АЖ8+Ч1Н		
014E SEFF	n	n∨i.	a,0tth		
0150 321A03		sta	etrifig	5 5	set c in c flag
0153 C9	ř	ret	•••		
	Ŧ				
	gete3:				
0154 0E05	•••	n∨i.	c,low(gptlaxm)		
0156 3EOF		nv:i	ayOfn		
W 16 (W 10) 10 (10) (10) (10) (10) (10) (10) (1				Ŷ	reset holdoff
0158+ED79		eutp Ma	8		
0.4.5.0.0 (4.4.27) 2)B	0EDH;A×8+41H		
o a tria y a minim		jr	gete2	2	try again
015A+18B2)B	18H,GETC2-\$-1		
	2				
	** *				
	*				
	÷.				
	÷				
	2 5'				
	Y				
	•	****		(k:4k:0)	#######################################
	•	::):::):::):::):::):::):::)	╞╶╫╍╫╍╫╍╢╍╢╍╢╍╟╍╫╍╢╍╢╍╢╍	∦: #:∦:	╉╬╋╋╋╋╋╋╋╋╋╋╋╋╋╋╋╋╋╋╋╋╋╋╋╋
	, , , , , , , , , , , , , , , , , , , ,				
	, , , , , , , , , , , , , , , , , , , ,		another termin		
	; ; ; ; ; ; ; ;	ntrol t	o another termi	nal	if requested
	, , , , , , , , , , , , , , , , , , ,	ontrol t	o another termi	nal	
	; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;	ontrol t elektroleke	o another termin	nal ###	if requested ********
	; ######### ; ; ; ; ; ; ; ; ; ; ; ; ; ;	ontrol t elekkelekelek outine i	o another termin WWWWWWWWWWWW s called from t	nal ⊭≉‡ ∩⊛	if requested ####################################
	; ######### ; ; ; ; ; ; ; ; ; ; ; ; ; ;	ontrol t elekkelekelek outine i	o another termin	nal ⊭≉‡ ∩⊛	if requested ####################################
0480-004400	; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;	ontrol t : : : : : : : : : : : : : : : : : : :	o another termin PPP############# s called from t ve already been	nal ⊭≉‡ ∩⊛	if requested ####################################
015C 3A1A03	; ######### ; ; ; ; ########## passctrl: ; bassctrl: ; this ro ; EI and ;]	ontrol t elemente outine i RETI ha da	o another termin WWWWWWWWWWWW s called from t	nal ⊭≉‡ ∩⊛	if requested ####################################
015F B7	; ######### ; ; ; ; ########## passctrl: ; bassctrl: ; this ro ; EI and ;]	ontrol t : : : : : : : : : : : : : : : : : : :	o another termin PPP############# s called from t ve already been	nal ⊭≉‡ ∩⊛	if requested ####################################
015F B7 0160 C8	;######### ; ; ; ; ; ; ; ; ; ; ; ; ; ;	ontrol t elemente outine i RETI ha da	o another termin ************ s called from t ave already been ctrlflg	nal ### n@ @x	if requested ####################################
015F B7	<pre> i####################################</pre>	ontrol t State Soutine i RETI na Cla Dra	0 another termin ************ s called from t ave already been ctrlflg a	nal ### n@ @x	if requested ####################################
015F B7 0160 C8	<pre> i#d##d##d##d j pass cc i d#d##d##d##d passctrl: i this rc i EI and i U C C C C C C C C C C C C C C C C C C</pre>	ntrol t Utine i RETI na Ca z	o another termin ************ s called from t ave already been ctrlflg	nal ### n@ @x	if requested ####################################
015F 87 0160 C8 0161 3A1903	<pre>i # # # # # # # # # # i pass co i i # # # # # # # # # passctrl: i this ro i this ro i EI and i i EI and i i co r l co</pre>	ontrol t eMambal outine i RETI ha da ora z da ora	to another termin	næl ⊯∰∰ ∞ ∞>:	if requested ***************************** real time clock interrupt ecuted i dont have control anyway
015F 87 0160 C8 0161 3A1903 0164 87	<pre> i####################################</pre>	ntrol t Dutine i RETI ha de z	to another termin	næl ⊯∰∰ ∞ ∞>:	if requested ####################################
015F 87 0160 C8 0161 3A1903 0164 87	<pre> \$ ###################################</pre>	ntrol t Sutine i RETI na da ra z da na nz	to another termin	næl ⊯∰∰ ∞ ∞>:	if requested ***************************** real time clock interrupt ecuted i dont have control anyway
015F 87 0160 C8 0161 3A1903 0164 87	<pre> i####################################</pre>	ntrol t Sutine i RETI na da ra z da na nz	to another termin	næl ⊯∰∰ ∞ ∞>:	if requested ***************************** real time clock interrupt ecuted i dont have control anyway
015F 87 0160 C8 0161 3A1903 0164 87 0165 C0	<pre> # # # # # # # # # # # # # # # # #</pre>	ntrol t Sutine i RETI na Ca ra z Ca nz RQ	0 another termin ******** s called from t ve already been ctrlflg a freeflg a	næl ⊯∰∰ ∞ ∞>:	if requested ***************************** real time clock interrupt ecuted i dont have control anyway
015F 87 0160 C8 0161 3A1903 0164 87 0165 C0 0165 C0	<pre> # # # # # # # # # # # pass cc # pass cc # passctrl: passctrl: this ro this ro f</pre>	ntrol t Potine i RETI na da na z da na RQ USh	o another termin ********** s called from t ve already been ctrlflg a freeflg a	nal ### ©× \$	if requested ******************** real time clock interrupt ecuted i dont have control anyway im not free to do this
015F 87 0160 C8 0161 3A1903 0164 87 0165 C0	<pre> # # # # # # # # # pass co ; # # # # # # # # # pass ctrl: passctrl: this ro this this ro this this ro this this ro this ro this ro</pre>	ntrol t Home i Dutine i RETI ha da na z da na RQ ush ×i	b b	nal ### ©× \$	if requested ***************************** real time clock interrupt ecuted i dont have control anyway
015F B7 0160 C8 0161 3A1903 0164 B7 0165 C0 0165 C0 0166 C5 0167 0109F7	<pre> # # # # # # # # # # ;</pre>	ntrol t Putine i RETI ha da na z da na RQ ush xi np	b bygposc	nal ### ©× \$	if requested ******************** real time clock interrupt ecuted i dont have control anyway im not free to do this
015F B7 0160 C8 0161 3A1903 0164 B7 0165 C0 0165 C0 0166 C5 0167 0109F7 016A+ED78	<pre> i # # # # # # # # # # j pass co i # # # # # # # # # passctrl: this ro this ro this ro EI and</pre>	ntrol t state outine i RETI na da ma nz da nz RQ ush xi np B	D another termin to another termin s called from the ove already been ctrlflg a freeflg a b b b,gpcsc a 0EDH,A*8+40H	nal ### œx \$ \$	if requested ####################################
015F 87 0160 C8 0161 3A1903 0164 87 0165 C0 0165 C0 0166 C5 0167 0109F7 016A+ED78 0166 E620	<pre> # # # # # # # # # # # # # # # # #</pre>	ntrol t Sutine i RETI na da ora z da ora nz RQ ush xi np B ni	D another termin to another termin s called from the ve already been ctrlflg a freeflg b bygpcsc a 0EDH,A*8+40H 20h	nal ### œx \$ \$	if requested ******************** real time clock interrupt ecuted i dont have control anyway im not free to do this
015F 87 0160 C8 0161 3A1903 0164 87 0165 C0 0165 C0 0166 C5 0167 0109F7 016A+ED78 0166 E620 016E C1	<pre> # # # # # # # # # # # # # # # # #</pre>	ntrol t Sutine i RETI na da ra z da ra nz RQ ush xi np B ni	D another termin to another termin s called from the ove already been ctrlflg a freeflg a b b b,gpcsc a 0EDH,A*8+40H	nal ### œx \$ \$	if requested ####################################
015F 87 0160 C8 0161 3A1903 0164 87 0165 C0 0165 C0 0166 C5 0167 0109F7 016A+ED78 0166 E620	<pre> # # # # # # # # # # # # # # # # #</pre>	ontrol t Patala outine i RETI na da ora z da ora nz RQ ush xi np B ni op z	D another termin to another termin s called from t ve already been ctrlflg a freeflg b bygpcsc a 0EDH,A*8+40H 20h b	nal ### ©>: ; ; ;	if requested ####################################
015F 87 0160 C8 0161 3A1903 0164 87 0165 C0 0165 C0 0166 C5 0167 0109F7 016A+ED78 0166 E620 016E C1	<pre> # # # # # # # # # # ; pass cc ; # # # # # # # # # # passctrl: this ro this r</pre>	ontrol t Patala outine i RETI na da ora z da ora nz RQ ush xi np B ni op z	D another termin to another termin s called from t ve already been ctrlflg a freeflg b bygpcsc a 0EDH,A*8+40H 20h b	nal ### ©>: ; ; ;	if requested ************************ real time clock interrupt ecuted i dont have control anyway im not free to do this 8292 status check SRQ bit

; first clear SRQ int 0170 C5 push \mathbf{b} 0171 F60B 0ri0bh0173 CDEC01 callcom92 # IACK1 $\stackrel{\Lambda}{?}$ Finitiate paralel poll 0176 3E40 mvi. a,lon 0178 0104F7 $1 \times i$ b,gptlam outp > set listen only 3 0178+ED79 DB 0EDH,A×8+41H 017D AF $\times r \approx$ 017E 0E05 m∨i cylow(gptlaxm) outo 3 ? reset ton 0180+ED79 DB-0EDH,A*8+41H 0182 SEF5 m∨i. a,expo 0184 CDEC01 call com92 *i* execute pp 0187 3E80 m∨i. ayton 0139 0E04 mvi. c,low(gotlam) outp 12 \$ set ton 0188+ED79 DB 0EDHyA×8+41H 0180 AF $> r \approx$ 3 018E 0E05 m∨i cylow(gotlaxm) outo 28 % reset lon 0190+ED79 DB 0EDH, A×8+41H 0192 0E00 mvi. c,low(gotldi) inp C ; input pp response byte 0194+ED48 DB 0EDH,C*8+40H 0196 AF $\times r \approx$ 28 pof2: srær C 0197+CB29 DB 0CBH, 28H+C jre ppf1 0199 + 3803DB 38H, PPF1-*-1 0198 30 im ; this bit calculate device addres ;=> jr. ppf2 ; of responding terminal 019C+18F9 DB 18H, PPF2-\$-1 Ŷ ppf1: 019E C640 adi 40h> calc talker address 01A0 CDDF01 call. : send on GPIE qpibcom 01A3 3E09 mvi. a,tet ; take control message 01A5 CDDF01 call gpibcom ; send on GPIE ŝ ŝ 01A8 CDAD01 call initasne initialise as not controller 01AB C1 000h 01AC C9 ret 4 ŝ 4 initasne: ; initialise as not controller routine 01AD 3E01 mvi. av 1 01AF 0104F7 l.⊠i. bygptlam outo 22 0182+ED79 DB. 0EDH,Ax8+414

; not talker only or nor listener only 0184 AF $> r \approx$ 8 0185 0E05 mvi. cylow(gptlskm) outp 8 / immediate por 01B7+ED79 DB 0EDH#A*8+41H 0189 321A03 sta ctrlflq. ? c in flag clear 0180 3A0003 1 damda % my device address 01.BF 0E06 c.low(gptls01) m∨i. outo 83 ; my address enabled 01C1+ED79 DB 0EDH,A*8+41H 01C3 3EA1 mvi. a∘0a1h % cpt enabled 01C5 0E05 m∨i cylow(gptlaxm) outo 28 01C7+ED79 DB 0EDH,A*8+41H 01C9 3A0C03 lda mcia: 01CC F661 ori 61h ; form pp enable command outp 8 01CE+ED79 DB 0EDH,Ax8+41H % pp enabled 01D0 3EF1 mvi. a,gidl 92 do to idle 01D2 CDEC01 call com92 0105 CD0602 call waitt ; wait for tet true 0108 09 ret ŝ freequib: # simply set free flag 01D9 3EFF m∨i a,0fth 01DB 321903 sta freefld 01DE C9 ret ŝ ÷ ĝ ŝ ŝ ŝ utility routines : gpibcom ; send command over gpib į 01DF 0100F7 1×i b,gotldo ourto 23) output command 01E2+ED79 DB. 0EDH,A×8+41H 01.E4 0C inr C geom1: inp 13 ; get int 1 status 01E5+ED78 DB 0EDH,Ax8+40H 01E7 E602 ani. bom jr ≿ geomi ? Wait for completion 01E9+28FA DB 28H,GCOM1-\$-1 01EB C9 rœt ŝ ŝ

ŝ com923 ; send command to 8292 01EC 0109F7 l×i. bygpese # 8292 control register ourto 3 01EF+ED79 DB. 0EDH,Ax8+41H 01F1 0E13 m∨i cylow(gpic) com921: ino 8 01F3+ED78 DB 0EDH,Ax8+40H 01F5 E604 ioteib ani 3 tei bit jrnz com921 ; wait for toi false 01F7+20FA DB 20H,COM921-\$-1 01F9 C9 ret ŝ 2 ŝ ÷ ioportr: ; read ipport and reset time out status ÷ 01FA CS push b 01FB 0113F7 1×i b, gpio inp 8 01FE+ED78 DB 0EDH,Ax8+40H 0200 0E10 m∨i. c,low(gpsw1) i.np œ ? reset time out status 0202+ED48 DB 0EDH,Cx8+40H 0204 C1 pop h 0205 C9 ret Ŷ è ŝ ÷ waitt: ; wait for 8292 task complete 0206 0113F7 1×i ovgoio waitt1: ino З 0209+ED78 DB 0EDH+A×8+40H 020B E604 ioteib ænd. jrz waitt1 020D+28FA DB: 28H,WAITT1-\$-1 020F C9 ret ŷ ž ŝ ÷ ; hard disk controller routines ŝ RDSJB: ; read device specified jump byte from drive (A). 0210 0640 adi. 40h; form talker address 0212 57 movdya

rdsj1:: 0213 0601 m∨i. 10 e 1. > one byte message 0215 210F03 $1 \times i$ hystatblk 0218 1E00 m∨i @ y () ? slow data rate 021A CD9D00 call recv021D 3A0F03 lda statbik 0220 C9 ret ê 4 COMSEN: ; send command to drive (A) - command in C. 0221 F5 push 0SW 0222 C620 adi. 20h7 form listen address 0224 57 MOV dy⊜ 0225 79 mov8 * C % command 0226 320F03 sta statblk 0229 0602 m∨i ; two byte message b,2 0228 210F03 l×i hestatblk 022E 1E00 m∨i ⊕y0 % use slow data rate 0230 CD4400 call send 0233 F1 psw pop 0234 C640 401 acti 0236 57 moγ ់ខេ ខ > leave talker address in D 0237 DE40 sbi 40h ; leave device address in A 0239 C9 ret ŝ ŷ ŝ REQSTAT: ; request status from device (A) ŝ 023A 0E03 m∨i. суЗ % request status command 023C CD2102 callcomsen % send command 023F 0604 mvi. 694 # byte reply 0241 210F03 l×i hystatblk 0244 1E00 m∨i ΘηΟ \$ slow data rate 0246 CD9D00 call recv % recieve reply 0249 210F03 l×i h,statblk ; point to reply block 0240 09 ret Ş 4 ŝ INITST: % initiate self test on disk (A) 024D 0E1B nvi cylbh-; selftest command 024F CD2102 callcomsen 0252 0E1C mvi cylch ; read result byte command 0254 CD2102 call. comsen 0257 210F03 1.×i hystatbik 025A 1E00 m∨i. e 9 0 \$ slow data rate 0250 0601 mva. $b \times 1$ % one byte reply 025E CD9D00 callrecv0261 3A0F03 lda statolk 0264 C9 ret ÷ ŝ

ţ ADDREC: ; address - record on arive (A) - address info in (HL) 0265 E5 push h 0266 0E0C m∨i. c,0ch # address record command 0268 CD2102 call comsen 0268 E1 pop h 0260 0620 205 C¥8 by4 adi 026E 57 m_{OV} 026F 0604 mv i # 4 more bytes to send 0271 1800 Θν0 m∨i. 🖇 slow data rate 0273 CD4400 callsend 0276 09 ret Ŷ ŝ ŝ RDADD: ; read address record in (HL) from drive (A) 4 0277 ES push h 0278 0E14 c≠14h m∨i. # read address command 027A CD2102 call COMSen 027D E1 h pop 027E 0606 6.6 ; 6 bytes to recieve m∨i 0280 1800 m∨i ωyθ 🕴 🕴 🕴 🕴 🕴 🕴 0282 CD9D00 call recv 0285 09 retŝ 1. 7 \$ ÷ READ: ; read 1 physical sector into (HL) from drive (A) ; zero flag set on return if no time out error ŝ 0286 E5 push h 0287 0E05 m∨i. 0,5 % read command 0289 CD2102 call comsen 028C CDA202 call sensec 🔅 set one sector read ; talk address left in D 028F E1 gog h 0290 1EFF ⊚∍0ffh m∨i. ; use fast data rate 0292 05 push d 0293 0600 m∨i. $0 < c_1$ 0295 CO9D00 call recv 🗦 get first 256 bytes 0298 Di gog C 0299 87 $OT \otimes$ ÷? 029A CO $r m \Sigma$ 0298 0600 mvi by0 csll reev 029D CD9D00 ; next 256 bytes 02A0 BZ ora 8 02A1 C9 $r \oplus t$ ŝ ŝ ÷

02A5 02A8 02AA 02AC 02AE	CD4400	SENSEC: send sector lxi shld mvi mvi adi mov call ret ; ; ;	count hvl statblk bv2 ev0 20h dva send	; two byte sector count
	E5 0E08 CD2102	WRITE: write 1 phys zero flag se push mvi call	ical sector from et if no time out h cy8h comsen	(HL) to drive (A) error : write command
	CDA202	call	sensec	; send byte count of 1
028C 028E 028F		writel: adi mov pop	20h d¥a h	; calc listen address
02C2 02C3	0600	mvi. push mvi.	⊜,011ಗ ವ ದ,0	; use fast data rate
02C5 02C8 02C9 02C4 02C8	87 C 0	call pop ora rnz m∨i	send d a by0	; send first 256 bytes
02CD	CD4400 B7	call ora ret	send e) send last 256 bytes
		; ; ; FORMAT: ; format one t	rack	
	CD2102 CDA202	m∨i call call ret }	cy18h comsen sensec	f format command f send track count of 1
		; ; VERIFY: ; Verify one s	ector	
	CD2102	m∨i. ⊂⊛1.1	cy7 comsen	; write command
02E0 02E3	CDA202 C9	call ret ;	sensec	; send sector count of 1

ŝ 4 \$ WRTALT: %write alternate sector - same parameters as write 02E4 E5 push 'n 02E5 0E1A m∨i. C⊻1.ah % write alternate command 02E7 CD2102 call. comsen .ir writel 02EA+18D0 DB. 18H,WRITE1-\$-1 ŝ 2 \$ 2 SETINT: ; set interleave .(HL) points to interleave pattern. ÷ 02EC E5 push h 02ED 0E19 m∨ i. Cy19h % set interleave command 02EF CD2102 call comsen 02F2 C620 adi 20h02F4 57 mov dy a 02F5 E1 pop h 02F6 0610 m∨i 0,16 % sixteen bytes to send 02F8 1E00 mvi ⊕y() 02FA CD4400 call send 02FD C9 ret ŷ ÷ Å Ö ۰. ÷ LOOPBACK: ; send byte D to drive (A) ; complement and return in A 02FE 0E10 m∨i. C≠1dh : loopback command 0300 F5 push psw 0301 ZA moγ ខេខជ 0302 321003 sta statb1k+1 0305 F1 gog () ≲ W 0306 CD2102 callcomsen 0309 C31302 jmp rdsj1 ÷ ŝ ÷ data section 4 ŝ 030C mcia: cis 1 030D mla: വ്ട 1 030E mta: cies -1 030F statblk: ds 1.0 0319 freeflg: ds 1 031A etrific: ds 1 0318 end

