# MVME050 System Controller Module User's Manual 

## (4) MOTOROLA



## MVMEO50 <br> SYSTEM CONTROLLER MODULE <br> USER'S MANUAL

(MVME050/D3)

The information in this document has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, Motorola reserves the right to make changes to any products herein to improve reliability, function, or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights or the rights of others.

## PREFACE

This manual provides general information, hardware preparation, installation instructions, operating instructions, functional description, and support information for the MVMEO50 System Controller Module.

This manual is intended for anyone who wants to design OEM systems, supply additional capability to an existing compatible system, or in a lab environment for experimental purposes.

A basic knowledge of computers and digital logic is assumed.
To use this manual, you should be familiar with the publications listed in the Related Documentation paragraph in Chapter 1 of this manual.

Throughout this manual the paragraph headings conform to the following convention:

HARDWARE PREPARATION (this is a main topic heading)
Controller Module Headers (this is a subordinate topic heading under a main topic)

The computer programs stored in the programmed array logic chips of this device contain material copyrighted by Motorola Inc., first published 1984, and may be used only under a license such as the License for Computer Programs (Article 14) contained in Motorola's Terms and Conditions of Sale, Rev. 1/79.

## WARNING

THIS EQUIPMENT GENERATES, USES, AND CAN RADIATE RADIO FREQUENCY ENERGY AND IF NOT INSTALLED AND USED IN ACCORDANCE WITH THE INSTRUCTIONS MANUAL, MAY CAUSE INTERFERENCE TO RADIO COMMUNICATIONS. IT HAS BEEN TESTED AND FOUND TO COMPLY WITH THE LIMITS FOR A CLASS A COMPUTING DEVICE PURSUANT TO SUBPART J OF PART 15 OF FCC ruLES, WHICH ARE DESIGNED TO PROVIDE REASONABLE PROTECTION AGAINST SUCH INTERFERENCE WHEN OPERATED IN A COMMERCIAL ENVIRONMENT. OPERATION OF THIS EQUIPMENT IN A RESIDENTIAL area is likely to cause interference in which case the USER, AT HIS OWN EXPENSE, WILL BE REQUIRED TO TAKE WHATEVER MEASURES NECESSARY TO CORRECT THE INTERFERENCE.

SYSTEM V/68, VERSAdos, VMEmodule, and VMEsystem 1000 are trademarks of Motorola, Inc.

First Edition April 1989
Copyright 1989 by Motorola, Inc.

# SAFETY SUMMARY SAFETY DEPENDS ON YOU 

The following general safety precautions must be observed during all phases of operation, service, and repalr of this equipment. Fallure to comply with these precautlons or with specific warnings elsewhere in this manual vlolates safety standards of design, manufacture, and intended use of the equipment. Motorola Inc. assumes no liablity for the customer's fallure to comply with these requirements. The safety precautions Ifsfed below represent warnings of certaln dangers of which we are aware. You, as the user of the product, should follow these warnings and all other safety precautions necessary for the safe operation of the equipment in your operating environment.

## GROUND THE INSTRUMENT.

To minimize shock hazard, the equipment chassis and enclosure must be connected to an electrical ground. The equipment is supplied with a three-conductor ac power cable. The power cable must either be plugged into an approved three-contact electrical outlet or used with a three-contact to two-contact adapter, with the grounding wire (green) firmly connected to an electrical ground (safety ground) at the power outlet. The power jack and mating plug of the power cable meet International Electrotechnical Commission (IEC) safety standards.

## DO NOT OPERATE IN AN EXPLOSIVE ATMOSPHERE.

Do not operate the equipment in the presence of flammable gases or fumes. Operation of any electrical equipment in such an environment constitutes a definite safety hazard.

## KEEP AWAY FROM LIVE CIRCUITS.

Operating personnel must not remove equipment covers. Only Factory Authorized Service Personnel or other qualified maintenance personnel may remove equipment covers for internal subassembly or component replacement or any internal adjustment. Do not replace components with power cable connected. Under certain conditions, dangerous voltages may exist even with the power cable removed. To avoid injuries, always disconnect power and discharge circuits before touching them.

## DO NOT SERVICE OR ADJUST ALONE.

Do not attempt internal service or adjustment unless another person, capable of rendering first aid and resuscitation, is present.

## USE CAUTION WHEN EXPOSING OR HANDLING THE CRT.

Breakage of the Cathode-Ray Tube (CRT) causes a high-velocity scattering of glass fragments (implosion). To prevent CRT implosion, avoid rough handling or jarring of the equipment. Handling of the CRT should be done only by qualified maintenance personnel using approved safety mask and gloves.

## DO NOT SUBSTITUTE PARTS OR MODIFY EQUIPMENT.

Because of the danger of introducing additional hazards, do not install substitute parts or perform any unauthorized modification of the equipment. Contact Motorola Field Service Division for service and repair to ensure that safety features are maintained.

## DANGEROUS PROCEDURE WARNINGS.

Warnings, such as the example below, precede potentially dangerous procedures throughout this manual. Instructions contained in the warnings must be followed. You should also employ all other safety precautions which you deem necessary for the operation of the equipment in your operating environment.

## WARNING

Dangerous voltages, capable of causing death, are present in this equipment. Use extreme caution when handling, testing, and adjusting.
Page
CHAPTER 1 - GENERAL INFORMATION
INTRODUCTION ..... 1-1
FEATURES ..... 1-1
SPECIFICATIONS ..... 1-1
GENERAL DESCRIPTION ..... 1-3
RELATED DOCUMENTATION ..... 1-3
MANUAL TERMINOLOGY ..... 1-3
CHAPTER 2 - HARDWARE PREPARATION AND INSTALLATION INSTRUCTIONS
INTRODUCTION ..... 2-1
UNPACKING INSTRUCTIONS ..... 2-1
HARDWARE PREPARATION ..... 2-1
EPROM Base Address Select Header (J1,J2) ..... 2-4
RAM Base Address Select Header ( $\mathrm{J9}, \mathrm{JlO}$ ) ..... 2-6
EPROM Size Select Header (J8) ..... 2-7
RAM Size Select Header (J15) ..... 2-7
EPROM Quad Enable Select Header (J13) ..... 2-8
RAM Quad Enable Select Header (J14) ..... 2-8
EPROM Access Time Select Header (J27) ..... 2-9
RAM Access Time Select Header (J26) ..... 2-9
AMIE Enable Select (Quad 2), AM16 Enable Select (Quad 1) Header (J12) ..... 2-10
EPROM/RAM Configuration Select Headers (J3, Jll, J16-J19) ..... 2-11
Bus Time-Out Select Header (J4) ..... 2-30
Clock Damping Shorting Select Headers (J5, J6) ..... 2-30
System Controller Select Meader (J7) ..... 2-31
I/O Base Address Select Header (512 Byte Boundaries) (J20) ..... 2-31
Time-of-Day Clock Power Select and Battery Charge Header (J21) ..... 2-32
System Fail (SYSFAIL*) or GND Select for Interrupt Source Header (J22) ..... 2-33
Internal/External Transmit Clock Serial Port 1 Select Header (J23) ..... 2-33
Internal/External Transmit Clock Serial Port 2 Select Header (J24) ..... 2-33
Display Blanking Enable Select Header (J25) ..... 2-34
RESET Switch Disable Select Header (J28) ..... 2-34
Printer Acknowledge Level Select Header (J29) ..... 2-34
INSTALLATION INSTRUCTIONS ..... 2-35
Module Installation ..... 2-35
VMEmodule Chassis Backplane Daisy-Chained Headers ..... 2-36

## CHAPTER 3 - OPERATING INSTRUCTIONS

INTRODUCTION ..... 3-1
CONTROLS AND INDICATORS ..... 3-1
RESET Switch ..... 3-1
RUN Indicator ..... 3-1
FAIL Indicator ..... 3-1
User Status Display ..... 3-1
User 8-Section Software-Readable Switch ..... 3-2
I/O MEMORY MAP ..... 3-2
CHAPTER 4 - FUNCTIONAL DESCRIPTION
INTRODUCTION ..... 4-1
GENERAL DESCRIPTION ..... 4-1
BLOCK DIAGRAM DESCRIPTION ..... 4-1
Time-of-Day Clock ..... 4-2
EPROM/RAM Sockets ..... 4-3
Serial Ports ..... 4-3
Centronics Parallel Printer Port ..... 4-7
SYSFAIL Register ..... 4-8
User Display Blanking Register ..... 4-8
Global Interrupter ..... 4-8
Battery Backup ..... 4-9
Bus Arbiter ..... 4-9
System Clock Generator ..... 4-9
Serial Bus Clock Generator ..... 4-10
Bus Time-Out Generator ..... 4-10
Power-Up Reset ..... 4-10
RESET Switch ..... 4-10
VMEbus Interface ..... 4-10
User Display ..... 4-10
Front Panel Indicators ..... 4-11
CHAPTER 5 - SUPPORT INFORMATION
INTRODUCTION ..... 5-1
INTERCONNECT SIGNALS ..... 5-1
Connector P1 Interconnect Signals ..... 5-1
Connector P2 Interconnect Signals ..... 5-6
PARTS LIST ..... 5-9
SCHEMATIC DIAGRAM ..... 5-17
APPENDIX A - TIME-OF-DAY CLOCK COMPENSATION ..... A-1
APPENDIX B - RS-232C INTERCONNECTIONS ..... B-1
APPENDIX C - PROGRAMMABLE ARRAY LOGIC ..... C-1
FIGURE 2-1. MVMEO50 Module Option Locations ..... 2-3
FIGURE 4-1. MVME050 Block Diagram ..... 4-13
FIGURE 5-1. MVME050 Parts Location ..... 5-15
FIGURE 5-2. MVMEO5O Schematic Diagram ..... 5-19
FIGURE B-1. Middle-of-the-Road RS-232C Configuration ..... B-4
FIGURE B-2. Minimum RS-232C Connection ..... B-5
LIST OF TABLES
TABLE 1-1. MVME050 Module Specifications ..... 1-2
TABLE 2-1. Allowable EPROM and RAM Memory Devices ..... 2-12
TABLE 4-1. Standard Baud Selection ..... 4-6
TABLE 4-2. Supported Cycle Types ..... 4-11
TABLE 5-1. Connector Pl Interconnect Signals ..... 5-1
TABLE 5-2. Connector P2 Interconnect Signals ..... 5-6
TABLE 5-3. MVME050 Module Parts List ..... 5-9
TABLE B-1. RS-232C Interconnections ..... B-1

## INTRODUCTION

This manual provides general information, preparation for use and installation instructions, operating instructions, functional description, and support information for the MVMEO5O System Controller Module.

## FEATURES

The features of the MVMEO50 module include:
. System controller functions:
4-level priority bus arbiter
Power up reset/front panel reset
System clock and serial clock generators
Bus time-out generator
. Eight 28 -pin sockets for EPROM/RAM

- Time-of-day clock
. Global interrupter
. User-defined/controlled front panel display
. A32/A24:D8/D16/D32 VMEbus slave interface
. Front panel RESET switch
. Front panel FAIL LED and RUN LED


## SPECIFICATIONS

The MVMEO5O module specifications are identified in Table 1-1.

TABLE 1-1. MVME050 Module Specifications

| CHARACTERISTICS | SPECIFICATIONS |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Performance | Access time <br> Typ Max |  | Cycle time |  |
|  |  |  | Typ | Max |
| RAM (J26) EPROM (J27) |  |  |  |  |
| Select Speed |  |  |  |  |
| 150 ns |  |  | 375 ns | 400 ns | 455 ns | 520 ns |
| 250 | 475 | 550 | 555 | 670 |
| 350 | 575 | 675 | 655 | 785 |
| 450 | 650 | 700 | 730 | 820 |
| Interface ( $\mathrm{I} / 0$ ) |  |  |  |  |
| Serial ports, printer, switches, LED | 350 ns | 400 ns | 540 ns | 650 ns |
| VBIM | 500 ns | 550 ns | 580 ns | 675 ns |
| Time-of-day clock | 1100 us | 1300 us | 1180 us | 1420 us |
| Bus arbitration time | Typical | 75 ns | Maximum | 125 ns |
| Temperature |  |  |  |  |
| Operating | 0 degrees to 55 degrees $C$ |  |  |  |
| Storage | -40 degrees to 85 degrees C |  |  |  |
| Relative humidity | 5\% to 90\% (non-condensing) |  |  |  |
| Physical characteristics (excluding front panel) |  |  |  |  |
| Height | $9.187 \mathrm{in} .(233.35 \mathrm{~mm})$ |  |  |  |
| Depth |  |  |  |  |
| Thickness | $0.63 \mathrm{in} .(1.6 \mathrm{~mm})$ |  |  |  |
| Power requirements | +5 Vdc @ 3.7 A (typical) 4.4 A (max.) <br> -12 Vdc 035 mA (typical) 42 mA (max.) <br> +12 Vdc @ 140 mA (typical) 170 mA (max.) |  |  |  |

## gENERAL DESCRIPTION

The MVME050 is a combination system controller and debug/diagnostics module for VME systems. The module is designed to offload the system controller functions from computer type modules, also to provide the typical one-persystem type features such as the time-of-day clock, printer/parallel port, and a serial port for downline loading of programs from a host system. The module is capable of holding a system diagnostics and debug monitor for enduse in-system trouble shooting and maintenance. A global interrupter provides the ability to have tightly coupled task/message passing between intelligent modules in multiprocessor systems. The controller module allows extended addressing for supporting the expanded ( 32 bit) VMEbus. Both 32-bit data and address are supported on EPROM/RAM sockets.

## RELATED DOCUMENTATION

The following publications may provide additional helpful information. If not shipped with this product, the manual may be purchased from Motorola Literature Distribution Center, 616 W. 24th Street, Tempe, Arizona 85282; telephone (602) 994-6561.

## MOTOROLA <br> PUBLICATION NUMBER

MVME701A Transition Module
MVME701A
NOTE: Although not shown in the above list, each Motorola MCD manual publication number is suffixed with characters which represent the revision level of the document, such as "/D2" (the second revision of a manual); supplement bears the same number as the manual but has a suffix such as "/Al" (the first supplement to the manual).

The following publication is available from the source indicated.
ANSI/IEEE Std 1014-1987 Versatile Backplane Bus: The Institute of Electrical and Electronics Engineers, Inc., 345 East 47th Street, New York, NY 10017, USA.

## MANUAL TERMINOLOGY

Throughout this manual, a convention has been maintained whereby data and address parameters are preceded by a character which specifies the numeric format as follows:

| $\$$ | dollar | specifies a hexadecimal number |
| :--- | :--- | :--- |
| $\%$ | percent | specifies a binary number |
| \& ampersand | specifies a decimal number |  |

Unless otherwise specified, all address references are in hexadecimal throughout this manual.

An asterisk (*) following the signal name for signals which are level significant denotes that the signal is true or valid when the signal is low.

An asterisk (*) following the signal name for signals which are edge significant denotes that the actions initiated by that signal occur on high to low transition.

In this manual, assertion and negation are used to specify forcing a signal to a particular state. In particular, assertion and assert refer to a signal that is active or true; negation and negate indicate a signal that is inactive or false. These terms are used independently of the voltage level (high or low) that they represent.

## INTRODUCTION

This chapter provides unpacking, hardware preparation, and installation instructions for the MVME050.

## UNPACKING INSTRUCTIONS

## NOTE

If shipping carton is damaged upon receipt, request carrier's agent be present during unpacking and inspection of equipment.

Unpack equipment from shipping carton. Refer to packing list and verify that all items are present. Save packing material for storing or reshipping the equipment.

## HARDWARE PREPARATION

To select the desired configuration and ensure proper operation of the MVME050 module, certain changes may be made before installation. These changes are made through jumper arrangements on the headers. The location of the headers, LEDs, RESET switch, and connectors are illustrated in Figure 2-1. The module has been factory tested and is shipped with factory-installed jumper configurations that are also shown in the illustration. The module is operational with the factory-installed jumpers. The MVMEO50 module is configured to provide all the system controller functions required for a VMEbus system. It is necessary to make changes in the jumper arrangements for the following:
a. EPROM base address select ( $\mathrm{J} 1, \mathrm{~J} 2$ )
b. EPROM/RAM configuration select (quad 2) (J3)
c. Bus time-out select (J4)
d. Clock damping shorting select $(\mathrm{J} 5, \mathrm{~J} 6)$
e. System controller select (J7)
f. EPROM size select (J8)
g. RAM base address select $(\mathrm{J9}, \mathrm{~J} 10)$
h. EPROM/RAM configuration select (quad l) (Jll)
i. Address Modifier (AM1E) enable select (EPROM bank 1); AM16 enable select (EPROM bank 2) (J12)
j. EPROM bank enable select (Jl3)
k. RAM bank enable select (J14)

1. RAM size select (J15)
m. EPROM/RAM configuration select (quad 1 and 2) ( $\mathrm{J} 16, \mathrm{~J} 17, \mathrm{~J} 18, \mathrm{~J} 19$ )
n. I/O base address select (512 byte boundaries) (J20)
o. Time-of-day clock power select and battery charge (J21)
p. SYSFAIL* or GND select for interrupt source (J22)
q. Internal/external transmit clock serial port 1 select (J23)
r. Internal/external transmit clock serial port 2 select (J24)
s. Display blanking enable select (J25)
t. RAM access time select (J26)
u. EPROM access time select (J27)
v. RESET switch disable select (J28)
w. Printer acknowledge edge select (J29)


FIGURE 2－1．MVME050 Module Option Locations

The configuration options of the MVMEO5O module headers are discussed in the following paragraphs.

The VMEbus base address for accessing EPROM/RAM is set by jumper position on the appropriate headers. If both socket quads (refer to the EPROM/RAM Configuration Select Headers J3, J11, J16-J19 paragraph in this Chapter) are populated with RAM, the RAM base address is set with the RAM headers (J9, JlO ), and the RAM addressing becomes contiguous across the socket quad boundary. The EPROM base address headers (J1, J2) are ignored. If both socket quads are populated with EPROM, the base address is set with the EPROM headers ( $\mathrm{Jl}, \mathrm{J} 2$ ), and the addressing becomes contiguous across the socket quad boundary. When both RAM and EPROM populations are used, the RAM base address is set by the RAM headers ( $\mathrm{J} 9, \mathrm{~J} 10$ ) and the EPROM base address is set by the EPROM headers (J1, J2). If EPROM devices are installed in the high numbered socket quad (2), they are capable of being accessed when a bus master initiates a VMEbus transfer using Address Modifier (AM) code 1E (J12). If EPROM devices are installed in the low numbered socket quad (1), they are capable of being accessed when a bus master initiates a VMEbus transfer using AM code 16. When this type of access occurs, no other devices on the module are accessed and the EPROM base address circuitry is disabled. This feature may be disabled by removing the jumpers from J 12 .

## EPROM Base Address Select Header (J1, J2)

The base address may be selected anywhere within the 16 Mb of the system memory map with address modifier codes 39, 3A, 3D, 3E for standard addressing; or anywhere within the 4 gigabyte map with address modifier codes $09, O A, O D, O E$ for extended addressing.

## NOTE

Addressing (AM codes 09, OA, OD, OE) require a backplane motherboard with a P2 connector.

Installing a jumper enables the appropriate line. As shown below, header Jl is associated with address lines A14-A23 and header J2 with lines A24-A31. The base address selected must be on a boundary that is eight times the size of the devices used regardless of the quantity installed, as shown below.

For each quad used, a four-way split of data must be used. Let's assume the four sections of the quad were numbered as follows:

$$
\begin{aligned}
& D 0-D 7=1 \\
& D 8-D 15=2 \\
& \text { D16-D23 }=3 \\
& \text { D24-D31 }=4
\end{aligned}
$$

As an example, the four-way split would be:
ADDRESS DATA SECTION NUMBER



## RAM Base Address Select Header (J9, J10)

RAM base address is configured the same as EPROM with the exception that the headers used are Jg and J10. If RAM and EPROM devices are mixed in the sockets, do not select the same base address for RAM and EPROM. One overwrites the other. The base address defines the starting address for quad 1 , and the starting address for quad 2 is offset by four times the part size. This also depends on the ROM quad enable header configuration and the RAM quad enable header configuration.

## EPROM Size Select Header (J8)

Header $J 8$ allows the user to configure the module to operate with the devices installed in the sockets. Jumpers are positioned according to the table and illustration below. The size of the device (i.e., $2 \mathrm{~K} \times 8$ ) determines the position of the jumpers. Devices must all be the same size. The as-shipped configuration is shown below.



RAM Size Select Header (J15)
Refer to paragraph above. RAM size is configured the same as EPROM with the exception that the header is J15. All other information applies.

## EPROM Quad Enable Select Header (J13)

Header Jl3 allows the user to select quad 1 or quad 2 according to the installation of the EPROM devices. Refer to table below for quad information. To enable quad 1, install a jumper between pins 1 and 2. To enable quad 2, install a jumper between pins 3 and 4. If all EPROM in both quads, install both jumpers.


RAM Quad Enable Select Header (J14)
Header Jl4 allows the user to select quad 1 or quad 2 according to the installation of the RAM devices. Refer to the table below for quad information. To enable quad 1 , install a jumper between pins 1 and 2 . To enable quad 2, install a jumper between pins 3 and 4. If all RAM in both quads, install both jumpers.

J14


## EPROM Access Time Select Header (J27)

Header J 27 is used to select the appropriate delay to compensate for the access times of the EPROM memory devices that are installed in the sockets. The access times of the EPROM devices installed should be compared with the access times in the illustration below. Install a jumper between pins that correspond to the access required by the EPROM device. Default is 450 ns as shown below:

J27


RAM Access Time Select Header (J26)
Refer to paragraph above. RAM access time is selected the same as EPROM access time except that the header is J26. All other information applies. Default is 150 ns .

## ANIE Enable Select (Quad 2), AM16 Enable Select (Quad 1) Header (J12)

If EPROM devices are installed in EPROM quad 2, they are capable of being accessed when a bus master initiates a VMEbus transfer using AM code $1 E$. To enable this signal, a jumper must be installed on header $\mathrm{Jl2}$ between pins 1 and 2. See illustration and table below. If EPROM devices are installed in EPROM quad 1 , they are capable of being accessed when a bus master initiates a VMEbus transfer using AM code 16 . To enable this signal, a jumper must be installed between pins 3 and 4.

J12


## EPROM QUAD 2 EPROM QUAD 1

| XU33 | XU25 | XU16 | XU8 |
| :---: | :---: | :---: | :---: |
| D8-D15 | D0-D7 | D8-D15 | D0-D7 |
| CS2* | CS1* | CS6* | CS5* |
| XU36 | XU28 | XU19 | XU11 |
| D24-D31 | D16-D23 | D24-031 | D16-D23 |
| CS4* | CS3* | CS8* | CS7* |

EPROM/RAM Configuration Select Headers (J3, Jll, J16-J19)
Eight, 28 -pin sockets may be populated by the user with 24 -pin or 28 -pin RAM or EPROM devices. ROM devices may be used provided the CS line is masked as true low. RAM and EPROM populations may be mixed. RAMs are installed into the sockets starting at RAM quad 1. EPROMs are installed into the sockets starting at EPROM quad 1 (refer to table in paragraph above). Configuration headers ( $\mathrm{J} 3, \mathrm{Jll}, \mathrm{Jl} 6-\mathrm{J} 19$ ) are provided to configure each socket quad for RAM or EPROM and the type of device (i.e., $2 \mathrm{~K} \times 8$ ). The socket layout on the module is illustrated below showing the corresponding headers for configuration of the sockets. Refer to the EPROM Base Address Select Header paragraph for four-way split information.


Each quad may be individually configured to accept a wide range of industry standard 24 -pin and 28-pin RAM and EPROM devices. The user must provide and install the appropriate memory devices to suit the specific application intended. Devices with 28 pins are inserted with pins 1 through 28 of the device matching pins 1 through 28 of the socket. Devices with 24 pins are inserted with pins 1 through 24 of the device matching pins 3 through 26 of the socket as illustrated below.


Associated with each socket quad are three local memory configuration headers. The headers must be configured for each quad that contains memory devices. Each figure shows the as-shipped factory configuration. The factory configuration is the same for both quads assuming $8 \mathrm{~K} \times 8$ EPROMs.

Several RAM and EPROM devices that may be installed in the socket quads are listed in Table 2-1. The jumpering of pins on the headers for some of the configurations can be performed with the jumpers provided; other configurations may have to be done with wire wrap. Some wire wrap is necessary between pins of different headers.

TABLE 2-1. Allowable EPROM and RAM Memory Devices

| PART <br> NUMBER | MANUFACTURER | DEVICE <br> TYPE | SIZE | PINS |
| :---: | :---: | :---: | :---: | :---: |
| AM2716 | Advanced Micro Devices | EPROM | 2K $\times 8$ | 24 |
| AM9716 | Advanced Micro Devices | EPROM | 2K x 8 | 24 |
| HM6716 | Harris | EPROM | 2K x 8 | 24 |
| HN462716 | Hitachi | EPROM | $2 \mathrm{~K} \times 8$ | 24 |
| 12716 | Intel | EPROM | 2K $\times 8$ | 24 |
| MBM2716 | Fujitsu | EPROM | 2K x 8 | 24 |
| MCM2716 | Motorola | EPROM | 2K $\times 8$ | 24 |
| MK2716 | Mostek | EPROM | 2K $\times 8$ | 24 |
| MM2716 | National Semiconductor | EPROM | $2 \mathrm{~K} \times 8$ | 24 |
| MN2716 | Panasonic | EPROM | 2K $\times 8$ | 24 |
| MSM2716 | OKI Electric Industry | EPROM | 2K x 8 | 24 |
| 54716 | American Microsystems Inc. | EPROM | 2K $\times 8$ | 24 |
| SM2716 | Siemens | EPROM | $2 \mathrm{~K} \times 8$ | 24 |
| SY2716 | Synertek | EPROM | $2 \mathrm{~K} \times 8$ | 24 |
| TMS2516 | Texas Instruments | EPROM | 2K $\times 8$ | 24 |
| TMM323 | Toshiba | EPROM | 2K $\times 8$ | 24 |
| UPD2716 | Nippon Electric Company | EPROM | 2K x 8 | 24 |

TABLE 2-1. Allowable EPROM and RAM Memory Devices (cont'd)

| PART NUMBER | MANUFACTURER | $\begin{aligned} & \text { DEVICE } \\ & \text { TYPE } \end{aligned}$ | SIZE | PINS |
| :---: | :---: | :---: | :---: | :---: |
| HN462532 | Hitachi | EPROM | $4 \mathrm{~K} \times 8$ | 24 |
| HN462732 | Hitachi | EPROM | $4 \mathrm{~K} \times 8$ | 24 |
| 12732 | Intel | EPROM | 4K $\times 8$ | 24 |
| MBM2732 | Fujitsu | EPROM | $4 \mathrm{~K} \times 8$ | 24 |
| MCM2532 | Motorola | EPROM | 4K $\times 8$ | 24 |
| NMC2532 | National Semiconductor | EPROM | $4 \mathrm{~K} \times 8$ | 24 |
| NMC2732 | National Semiconductor | EPROM | $4 \mathrm{~K} \times 8$ | 24 |
| TMM2732 | Toshiba | EPROM | $4 \mathrm{~K} \times 8$ | 24 |
| TMS2532 | Texas Instruments | EPROM | 4K $\times 8$ | 24 |
| UPD2732 | Nippon Electric Company | EPROM | 4K $\times 8$ | 24 |
| MCM68764 | Motorola | EPROM | $8 \mathrm{~K} \times 8$ | 24 |
| MCM68766 | Motorola | EPROM | $8 \mathrm{~K} \times 8$ | 24 |
| AM2764 | Advanced Micro Devices | EPROM | $8 \mathrm{~K} \times 8$ | 28 |
| HN2764 | Hitachi | EPROM | $8 \mathrm{~K} \times 8$ | 28 |
| MBM482764 | Fujitsu | EPROM | $8 \mathrm{~K} \times 8$ | 28 |
| MK2764 | Mostek | EPROM | $8 \mathrm{~K} \times 8$ | 28 |
| MSM2764 | OKI Electric Industry | EPROM | $8 \mathrm{~K} \times 8$ | 28 |
| NMC2564 | National Semiconductor | EPROM | $8 \mathrm{~K} \times 8$ | 28 |
| TMM2764 | Toshiba | EPROM | $8 \mathrm{~K} \times 8$ | 28 |
| TMS2564 | Texas Instruments | EPROM | $8 \mathrm{~K} \times 8$ | 28 |
| UPD2764 | Nippon Electric Company | EPROM | $8 \mathrm{~K} \times 8$ | 28 |

TABLE 2-1. Allowable EPROM and RAM Memory Devices (cont'd)

| PART <br> NUMBER | MANUFACTURER | DEVICE TYPE | SIZE | PINS |
| :---: | :---: | :---: | :---: | :---: |
| AM27128 | Advanced Micro Devices | EPROM | $16 \mathrm{~K} \times 8$ | 28 |
| 127128 | Intel | EPROM | $16 \mathrm{~K} \times 8$ | 28 |
| MBM27128 | Fujitsu | EPROM | $16 \mathrm{~K} \times 8$ | 28 |
| TMS27128 | Texas Instruments | EPROM | $16 \mathrm{~K} \times 8$ | 28 |
| AM27256 | Advanced Micro Devices | EPROM | $32 \mathrm{~K} \times 8$ | 28 |
| I27256 | Intel | EPROM | $32 \mathrm{~K} \times 8$ | 28 |
| MK27256 | Mostek | EPROM | $32 \mathrm{~K} \times 8$ | 28 |
| TMS27256 | Texas Instruments | EPROM | $32 \mathrm{~K} \times 8$ | 28 |
| AM27512 | Advanced Micro Devices | EPROM | $64 \mathrm{~K} \times 8$ | 28 |
| I27512 | Intel | EPROM | $64 \mathrm{~K} \times 8$ | 28 |
| AM9218 | Advanced Micro Devices | RAM | 2K x 8 | 24 |
| HM6116 | Harris | RAM | 2K x 8 | 24 |
| HM6516 | Harris | RAM | $2 \mathrm{~K} \times 8$ | 24 |
| HM6116 | Hitachi | RAM | $2 \mathrm{~K} \times 8$ | 24 |
| MB2128 | Fujitsu | RAM | $2 \mathrm{~K} \times 8$ | 24 |
| M88418 | Fujitsu | RAM | $2 \mathrm{~K} \times 8$ | 24 |
| MCM4016 | Motorola | RAM | $2 \mathrm{~K} \times 8$ | 24 |
| MCM65116 | Motorola | RAM | 2K $\times 8$ | 24 |
| MSM5116 | Mitsubishi | RAM | $2 \mathrm{~K} \times 8$ | 24 |
| MSM2128 | OKI Electric Industry | RAM | $2 \mathrm{~K} \times 8$ | 24 |
| NMC2116 | National Semiconductor | RAM | $2 \mathrm{~K} \times 8$ | 24 |
| SY2128 | Synertek | RAM | 2K $\times 8$ | 24 |

TABLE 2-1. Allowable EPROM and RAM Memory Devices (cont'd)

| PART <br> NUMBER | MANUFACTURER | $\begin{aligned} & \text { DEVICE } \\ & \text { TYPE } \end{aligned}$ | SIZE | PINS |
| :---: | :---: | :---: | :---: | :---: |
| TC5516 | Toshiba | RAM | 2K $\times 8$ | 24 |
| TC5517 | Toshiba | RAM | 2K $\times 8$ | 24 |
| TC5518 | Toshiba | RAM | 2K $\times 8$ | 24 |
| TMM2016 | Toshiba | RAM | 2K $\times 8$ | 24 |
| TMS4016 | Texas Instruments | RAM | 2K $\times 8$ | 24 |
| 8148 | Mostek | RAM | 4K $\times 8$ | 28 |
| HM6264 | Hitachi | RAM | $8 \mathrm{~K} \times 8$ | 28 |
| TC5564 | Toshiba | RAM | $8 \mathrm{~K} \times 8$ | 28 |
| TC5565 | Toshiba | RAM | 8K $\times 8$ | 28 |

Header configuration for $2 \mathrm{~K} \times 8$ EPROM memory devices is shown below:


Header configuration for $4 \mathrm{~K} \times 8$ EPROM memory devices (I2732, MBM2732, NMC2732, TMM2732, UPD2732) is shown below:

J3

$J 16$


J17

| CSI* | 1 | 0---0 | 2 | P20XU8 |
| :---: | :---: | :---: | :---: | :---: |
| CS2* | 3 | $0-\cdots 0$ | 4 | P20XU16 |
| CS3* | 5 | 0---0 | 6 | P20XU11 |
| CS4* | 7 | 0---0 | 8 | P20XU19 |
| LA15 | 9 | 00 | 10 | Q2P26 |
| LA17 | 11 | $0 \quad 1$ | \| 12 | +5V |
| LA16 | 13 | 00 | 14 | Q2P27 |
| Q2P23 | 15 | 00 | 16 | WE* |
| LAl3 | 17 | 10 | 18 | GND |
|  |  | 0 | 18 | GND |
| LA12 | 19 | 0---0 | 20 | Q2P21 |

EPROM QUAD 1

J11


J18

| +5V | 1 | 00 | 2 | Q1P1 |
| :---: | :---: | :---: | :---: | :---: |
| LA14 | 3 | 00 | 4 | Q1P2 |
|  | 5 | 0---0 | 6 | P22XU25 |
| OE* | 7 | 0---0 | 8 | P22XU33 |
|  | 9 | 0-30 | 10 | P22XU28 |
| OE* |  | 0---0 | 12 | P22XU36 |

$J 19$


EPROM QUAD 2

Header configuration for $4 \mathrm{~K} \times 8$ EPROM memory devices (HN462532, HN462732, MCM2532, NMC2532, TMS2532) is shown below:

J3


EPROM QUAD 1


J11



EPROM QUAD 2

Header configuration for $8 \mathrm{~K} \times 8$ EPROM memory devices (MCM68764, MCM68766) is shown below:


Header configuration for $8 \mathrm{~K} \times 8$ EPROM memory devices (AM2764, HN2764, 12764 , MBM48764, MK2764, MSM2764, TMM2764, UPD2764) is shown below:


EPROM QUAD 1
EPROM QUAD 2

Header configuration for $8 \mathrm{~K} \times 8$ EPROM memory devices (NMC2564, TMS2564) is shown below:

| J3 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
| J16 |  |  |  |  |
| +5V | 1 | 0---0 | 2 | Q2P1 |
| LA14 | 3 | 00 | 4 | Q2P2 |
|  |  | 1 I- |  |  |
| OE* | 5 | 0---0 | 6 | P22XU8 |
| 0E* | 7 | 0---0 | 8 | P22XU16 |
| OE* | 9 | 0---0 | 10 | P22XU11 |
| OE* |  | 0---0 |  | P22XU19 |
|  | J17 |  |  |  |
| CS1* | 1 | 00 | 2 | P20XU8 |
| CS2* | 3 | 0 - | 4 | P20XU16 |
| CS3* | 5 | 00 | 6 | P20XUI 1 |
| CS4* | 7 | 0 - 0 | 8 | P20XU19 |
| LA15 | 9 | 010 | 10 | Q2P26 |
| LA17 | 11 | 0 \| 0 | 12 | +5V |
| LAl6 | 13 | 010 | 14 | Q2P27 |
| Q2P23 | 15 | 0 - 1 |  | WE* |
|  |  | \| |  |  |
| LA13 | 17 | O_10 | 18 | GND |
| LA12 | 19 | 0-.- ${ }^{-1}$ |  | Q2P21 |

EPROM QUAD 1

J11

$J 18$

| +5V | 1 | ------- | 2 | Q1P1 |
| :---: | :---: | :---: | :---: | :---: |
| LA14 | 3 | 0 0 | 4 | Q1P2 |
|  |  | 1 I_ |  |  |
| OE* | 5 | 0---0 | 6 | P22XU25 |
| OE* | 7 | 0---0 | 8 | P22XU33 |
| OE* | 9 | 0---0 | \|10 | P22XU28 |
| OE* | 11 | - | 112 | P22XU36 |
|  |  | J 19 |  |  |
| CS1* | 1 | 00 | 2 | P20XU25 |
| CS2* | 3 | 0 - | 4 | P20XU33 |
| CS3* | 5 | $0 \quad 0$ | 6 | P20XU28 |
| CS4* | 7 |  | 8 | P20XU36 |
|  |  | - |  |  |
| LA15 | 9 | 010 | 10 | Q1P26 |
| LA17 | 11 | 010 | 12 | +5V |
| LA16 | 13 | 0 10 | 114 | Q1P27 |
| Q1P23 | 15 | 0 1 <br> 0  | 16 | WE* |
|  |  |  |  |  |
| LAl3 | 17 | O_I 0 | 18 | GND |
| LAl2 | 19 | 0--- ${ }^{-}$ | $\overline{20}$ | Q1P21 |

EPROM QUAD 2

Header configuration for $16 \mathrm{~K} \times 8$ EPROM memory devices (AM27128, 127128, MBM27128) is shown below:

J3


J16

| +5V | 1 | 0---0 | 2 | Q2P1 |
| :---: | :---: | :---: | :---: | :---: |
| LA14 | 3 | 0---0 | 4 | Q2P2 |
| OE* | 5 | 0---0 | 6 | P22XU8 |
| OE* | 7 | 0---0 | 8 | P22XU16 |
| OE* | 9 | 0---0 | 10 | P22XU11 |
| OE* | 1 | 0---0 | 12 | P22XU19 |

$J 17$

| CS1* | 1 | 0---0 | 2 | P20XU8 |
| :---: | :---: | :---: | :---: | :---: |
| CS2* | 3 | 0---0 | 4 | P20xU16 |
| CS3* | 5 | 0---0 | 6 | P20xU11 |
| CS4* | 7 | 0---0 | 8 | P20XU19 |
| LAI5 | 9 | 0---0 | 10 | Q2P26 |
| LA17 | 11 | 00 | 12 | +5V |
| LA16 | 13 | 0 O | 14 | Q2P27 |
| Q2P23 | 15 | 00 | 16 | WE* |
| LA13 | 17 | 0 | 18 | GND |
| LA12 |  | 0---0 | 20 | Q2P21 |

EPROM QUAD 1

J11

$J 18$


J19

| CS1* | 1 | 0---0 |  | 2 | P20XU25 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CS2* | 3 | 0---0 |  | 4 | P20XU33 |
| CS3* | 5 | 0---0 |  | 6 | P20xU28 |
| CS4* | 7 | 0---0 |  | 8 | P20XU36 |
| LAl5 | 9 | 0---0 |  | 10 | Q1P26 |
| LAl7 | 11 | 0 | 0 | 12 | $+5 \mathrm{~V}$ |
| LA16 | 13 | 0 | 1 | 14 | Q1P27 |
| Q1P23 | 15 | $0$ | 0 | 16 | WE* |
|  |  |  |  |  |  |
| LAl3 | 17 | 0 | 0 | 18 | GND |
| LAl2 | 19 |  |  | 20 | Q1P21 |

EPROM QUAD 2

Header configuration for $16 \mathrm{~K} \times 8$ EPROM memory devices (TMS27128) is shown below:


EPROM QUAD 1

Header configuration for $32 \mathrm{~K} \times 8$ EPROM memory devices (AM27256, I27256) is shown below:

| J3 |  |  |  |
| :---: | :---: | :---: | :---: |
| \| 0 - 0 | |  |  |  |
| 12 |  |  |  |
| J16 |  |  |  |
| +5V 1 | 0---0 | 2 | Q2P1 |
| LA14 3 | 0---0 | 4 | Q2P2 |
| OE* 5 | $0---0$ | 6 | P22XU8 |
| 0E* 7 | 0---0 | 8 | P22XU16 |
| 0E* 9 | 0---0 | 10 | P22XU11 |
| 0E* 11 | 0---0 | 12 | P22XU19 |

J17

| CS1* | 1 | 0---0 | 2 | P20XU8 |
| :---: | :---: | :---: | :---: | :---: |
| CS2* | 3 | 0---0 | 4 | P20XU16 |
| CS3* | 5 | 0---0 | 6 | P20XU11 |
| CS4* | 7 | 0---0 | 8 | P20XU19 |
| LAl5 | 9 | 0---0 | 10 | Q2P26 |
| LA17 | 11 | 00 | 12 | +5V |
| LA16 | 13 | 0---0 | 14 | Q2P27 |
| Q2P23 | 15 | 0 | 16 | WE* |
| LA13 | 17 | 10 | 18 | GND |
| LA12 | 19 | 0---0 | 20 | Q2P21 |

EPROM QUAD 1

J11

$J 18$

| +5V | 1 | -----0 | 2 | Q1P1 |
| :---: | :---: | :---: | :---: | :---: |
| LA14 | 3 | 0---0 | 4 | Q1P2 |
| OE* | 5 | 0---0 | 6 | P22XU25 |
| OE* | 7 | 0---0 | 8 | P22XU33 |
| OE* | 9 | 0---0 | 10 | P22XU28 |
| OE* | 11 | 0---0 | 12 | P22XU36 |

$J 19$


EPROM QUAD 2

Header configuration for $32 \mathrm{~K} \times 8$ EPROM memory devices (TMS27256) is shown below:


Header configuration for $32 \mathrm{~K} \times 8$ EPROM memory devices (MK27256) is shown below:


Header configuration for $64 \mathrm{~K} \times 8$ EPROM memory devices is shown below:


Header configuration for 2K x 8 RAM memory devices is shown below:


J16


RAM QUAD 2
$J 11$


J 18

$J 19$


RAM QUAD 1

Header configuration for $8 \mathrm{~K} \times 8$ RAM memory devices is shown below:

J3


J16

| +5V | 1 | 0-30 | 2 | Q2P1 |
| :---: | :---: | :---: | :---: | :---: |
| LA14 | 3 | 0---0 | 4 | Q2P2 |
| OE* | 5 | 0---0 | 6 | P22XU8 |
| OE* | 7 | 0---0 | 8 | P22XU16 |
| OE* | 9 | 0---0 | 10 | P22xU11 |
| OE* | 11 | 0---0 | 12 | P22XU19 |

J17

| CS1* | 1 | 0--0 | 2 | P20xU8 |
| :---: | :---: | :---: | :---: | :---: |
| CS2* | 3 | 0---0 | 4 | P20XU16 |
| CS3* | 5 | 0---0 | 6 | P20xU11 |
| CS4* | 7 | 0---0 | 8 | P20XU19 |
| LAl5 | 9 | 00 | 110 | Q2P26 |
| LA17 | 11 | $0 \quad 0$ | \|12 | +5V |
| LA16 | 13 | 00 | 14 | Q2P27 |
| Q2P23 | 15 | 0 1 | \|16 | WE* |
|  |  | 1 |  |  |
| LAl3 | 17 | 00 | 18 | GND |
| LA12 | 19 | 0---0 | 20 | Q2P21 |

RAM QUAD 2

$$
\begin{aligned}
& \text { J11 } \\
& \begin{array}{c}
+-\cdots--+ \\
\left|\begin{array}{cc}
\mid 0 & 0
\end{array}\right| \\
+\cdots \\
1
\end{array} \\
& J 18
\end{aligned}
$$

$$
\begin{aligned}
& J 19
\end{aligned}
$$

$$
\begin{aligned}
& \text { RAM QUAD } 1
\end{aligned}
$$

## Bus Time-Out Select Header (J4)

Header $J 4$ allows the user to select the bus time-out time after Data Strobe 0 (DSO) or Data Strobe 1 (DS1) is asserted. A time-out asserts Bus Error (BERR*). A time-out time in microseconds is selected by positioning a jumper on the desired time. Only one jumper may be installed at a time. If the controller module is not selected as the system controller, the bus time-out should be OFF. A jumper may be installed between pins 11 and 12 to turn the time-out off. Header 14 is illustrated below:

J4


Clock Damping Shorting Select Headers (J5, J6)
An 11 ohm damping resistor may be placed in series with the driver for the Serial Clock (SERCLK) by removing the jumper from header J5. An 11 ohm damping resistor may be placed in series with the driver for the System Clock (SYSCLK) by removing the jumper from header $J 6$. As shown below, the module is shipped with jumpers on the headers.

J5


SERCLK

J6


SYSCLK

## System Controller Select Header (J7)

This module may be selected as the system controller by installing all four jumpers on the header as shown below. If the module is not to be the system controller, all four jumpers must be removed from the header and header $\mathrm{J4}$ pins 11 and 12 jumpered. The module is factory-configured as the system controller. If the bus arbiter is disabled, bus arbitration signals must be configured on the backplane as though the controller was an empty slot as shown in the VMEmodule Chassis Backplane Daisy-Chained Headers paragraph. The IACK bypass jumper must remain open.


1/0 Base Address Select Header (512 Byte Boundaries) (J20)
The address line must be low to correspond with a jumper installed. As shown below, the base address is FF1000.

| J20 |  |  | ADDRESS LINE |
| :---: | :---: | :---: | :---: |
| 1 |  |  |  |
| 1 | 0---0 | 2 | A9 |
| 3 | 0---0 | 4 | A10 |
| 5 | 0---0 | 6 | A11 |
| 7 | 00 | 8 | A12 |
| 9 | 0---0 | 10 | Al3 |
| 11 | 0---0 | 12 | A14 |
| 13 | 0---0 | 14 | Al5 |

JUMPER IN = ADDRESS LINE LOW
DEFAULT SHOWN $=10 \times X$ WITHIN SHORT ADDRESSING RANGE
AM CODES $=2 \mathrm{D}$ OR 29

## Time-of-Day Clock Power Select and Battery Charge Header (J2I)

Header J 21 is used to select the method of powering the time-of-day clock. As shown in illustration $A$ below, the normal configuration powers the time-of-day clock from system power while the system is $O N$ and from the backup batteries while the system is OFF. As shown in illustration $A$, installing a jumper between pins 7 and 8 allow the backup batteries to be charged while the system is ON. Illustration B shows the jumper position to power the time-of-day clock from the $+5 V$ STANDBY on the VMEbus. The charge voltage is limited to 5.6 Vdc and the charge current limited to approximately 20 mA .

NOTE
Batteries are not supplied with the $1 / 0$ module and must be supplied by the user.


A
B

System Fail (SYSFAIL*) or GND Select for Interrupt Source Header (J22).
Header $J 22$ allows the user to eriable the input to the Bus Interrupt Module (BIM) to be held low to provide for one software controlled global interrupt. The user may select the SYSFAIL* line to generate a global system failure interrupt. When the jumper is positioned between pins land 2, the SYSFAIL* line is asserted. The BIM interrupt is enabled when the jumper is positioned between pins 2 and 3. As shown below, the module is shipped with the SYSFAIL* line asserted.


## Internal/External Transmit Clock Serial Port l Select Header (J23)

The Transmit Clock (TxC) signal on RS-232C port 1 may be selected as an output or an input. For the signal to be an output, the jumper is positioned between pins 1 and 2. The signal is an input if the jumper is positioned between pins 3 and 4. The module is shipped without jumpers as shown below:

J23


Internal/External Transmit Clock Serial Port 2 Select Header (J24)
The TxC signal on the RS-232C port 2 may be selected as an output or an input. For the signal to be an output, the jumper is positioned between pins 1 and 2. The signal is an input if the jumper is positioned between pins 3 and 4 . The module is shipped without jumpers as shown below:

INTERNAL TXC CLOCK
EXTERNAL TXC CLOCK

## Display Blanking Enable Select Header (J25)

A two-character Light Emitting Diode (LED) display is provided on the front panel of the controller module for user software applications. Its intended use is for a user-supplied diagnostics program to display status information. The display is updated by writing information to an onboard register. Header J25 works with section 8 of the front panel switch. With the jumper removed from the header, the switch has no effect. With the jumper installed, if the switch is OFF (open), the displays operate normally. If the switch is ON (closed), the displays are blanked (no display). If the display is not blanked by 325 and switch section 8 , software may control the blanking by writing to the blanking register -- D3 $=0=0 \mathrm{FF} ; \mathrm{D} 3=1=0 \mathrm{~N}$. Refer to the I/O memory map for address. Reset turns the display on if blanked by software. As shown below, the module is shipped with the jumper installed.


RESET Switch Disable Select Header (J28)
The front panel RESET switch on the controller module may be disabled. The switch is disabled when the jumper is removed from the header. As shown below, the module is shipped with the jumper installed.


Printer Acknowledge Level Select Header (J29)
Header J 29 is provided as a means of selecting the high level or low level of the printer acknowledge signal. The module is shipped with the jumper installed between pins 1 and 2 (high level selected). The low level is selected by positioning the jumper between pins 2 and 3.

J29


## NOTE

> The printer acknowledge flag register latches the acknowledge signal from the printer and must be cleared by reading the printer strobe register. If the printer is still holding the acknowledge signal, the flag does not clear. The correct sequence is: l. clear acknowledge, 2. check acknowledge flag, 3. if not clear, go back to l.

## INSTALLATION INSTRUCTIONS

The following paragraphs discuss installation of the module into the chassis. Ensure that EPROM and/or RAM memory devices are installed and configured and that all other headers on both modules are configured for desired operation.

## Module Installation

Now that the module is ready for installation, proceed as follows:
a. Turn all equipment power OFF and disconnect power cable from ac power source.

## CAUTION

## CONNECTING MODULES WHILE POWER IS APPLIED MAY RESULT IN DAMAGE TO COMPONENTS ON THE MODULE.

## WARNING

DANGEROUS VOLTAGES, CAPABLE OF CAUSING DEATH, ARE PRESENT IN THIS EQUIPMENT. USE EXTREME CAUTION WHEN HANDLING, TESTING, AND ADJUSTING.
b. Remove chassis cover as instructed in the equipment user's manual.
c. Remove the filler panel from the appropriate card slot at the front of the chassis. If the MVMEO50 is configured as the system controller, it must be installed in the left most card slot (slot 1) to correctly initiate the bus grant daisy-chain and the IACK daisy-chain.
d. Insert the MVMEO50 into the selected card slot. Be sure module is seated properly into the connectors on the backplane. Fasten the module in the chassis with the screws provided.
e. Remove IACK and BG jumpers from header on chassis backplane for card slot the MVMEO50 is installed in.
f. Connect any desired cables to the MVMEO50 module at the P2 backplane connector, to mate with optional peripherals at the RS-232C serial ports, and optional remote reset switch. These cables are user supplied unless the transition is used.
g. Replace cover and turn equipment power $O N$.

## VMEmodule Chassis Backplane Daisy-Chained Headers

Whenever there are any empty slots between modules in the VMEmodule chassis, jumpers must be installed on the backplane headers at the empty slot locations to continue the bus arbitration signals and the acknowledge signals across the empty slot(s). Refer to the System Controller Select Header paragraph in this chapter for information on bus grant signals. The table below is a list of backplane pins to be daisy-chained across the empty slot(s).

| BACKP | ANE | PIN | REMARKS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| A21 | to | A22 | IACKIN* | to | IACKOUT* |
| B4 | to | B5 | BGOIN* | to | BGOOUT* |
| B6 | to | B7 | BGlIN* | to | BG10UT* |
| B8 | to | B9 | BG2IN* | to | BG20UT* |
| B10 | to | B11 | BG3IN* | to | 8G30UT* |

## CHAPTER 3 - OPERATING INSTRUCTIONS

## INTRODUCTION

This chapter provides the necessary information to use the MVMEO50 module in a system configuration.

## CONTROLS AND INDICATORS

The MVME050 has a RESET switch, an eight section readable switch, a FAIL indicator, a RUN indicator, and a two segment display indicator.

## RESET Switch

The reset performed by the RESET switch is a system-level function. The RESET switch may be disabled by removing a jumper from header J28. Pressing the RESET switch asserts the reset signal.

Pressing the RESET switch enables the RESET signal to generate the System Reset (SYSRESET*), which is sent via the VMEbus, to the other modules in the system.

## RUN Indicator

The RUN indicator is lit whenever the System Fail (SYSFAIL*) line is high and the MVMEO5O is operational.

## FAIL Indicator

The FAIL indicator is lit whenever the MVMEO50 detects the SYSFAIL* line low on the VMEbus and the MVMEO50 is not operational.

## User Status Display

The user status display indicator is provided for user software applications. Its intended use is for a user-supplied diagnostics program to display status information. The display is updated by writing information to an onboard register. The display may be blanked by section 8 of the readable switch or by software (refer to the Display Blanking Enable Select Header paragraph in Chapter 2). If blanked by software, a system reset turns the display on. D7D4 is latched and displayed in the top display. D3-DO is latched and displayed in the bottom display. Refer to the $1 / 0$ memory map for address.

## User 8-Section Software-Readable Switch

The piano type 8 -section switch on the front panel is a software-readable switch. The user may include the functions of this switch in the software program. Section 8 of this switch may also function as blanking for the user status display. Refer to the I/O memory map for address.

## I/O MEMORY MAP

The I/O memory is shown below:

| ADDRESS |  | FUNCTION |
| :---: | :---: | :---: |
| FFXXOO - | FFXX3F | MPCCI 64 BYTES ODD BYTES ONLY |
| FFXX40 | FFXX7F | MPCC2 64 BYTES ODD BYTES ONLY |
| FFXX80 | FFXX9F | PRINTER 32 BYTES ODD BYTES ONLY |
|  | $\begin{aligned} & \text { FFXX81 } \\ & \text { FFXX81 } \end{aligned}$ | (WRITE DO-D7) PRINTER DATA REGISTER <br> (READ) - PUTS FF INTO DATA OUT REGISTER |
|  | $\begin{aligned} & \text { FFXX883 } \\ & \text { FFXX83 } \end{aligned}$ | (WRITE D3) PRINTER STROBE REGISTER <br> (READ) - CLEARS ACKNOWLEDGE FLAG AND PRINTER IRQ |
|  | $\begin{aligned} & \text { FFXX85 } \\ & \text { FFXX85 } \end{aligned}$ | (WRITE) HARDWARE BUFFER CONFLICT (READ) - PRINTER STATUS <br> DO = SELECT FROM PRINTER <br> D1 = BUSY FROM PRINTER <br> D2 $=$ FAULT FROM PRINTER <br> D7 = ACKNOWLEDGE FROM PRINTER |
|  | $\begin{aligned} & \text { FFXX887 } \\ & \text { FFXX87 } \end{aligned}$ | (WRITE D3) PRINTER INPUT PRIME (READ) - NO OPERATION |
|  | FFXX89 FFXX89 | (WRITE) - NO OPERATION <br> (READ D7) STATUS OF SYSFAIL* ON VMEbus |
|  | $\begin{aligned} & \text { FFXX8B } \\ & \text { FFXX8B } \end{aligned}$ | (WRITE D3) BLANKING TO FRONT PANEL ( $0=0 \mathrm{FF}$ ) (READ) - NO OPERATION |
| FFXXAO - | FFXXBF | FRONT PANEL DISPLAY - 32 BYTES ODD ONLY (WRITE ONLY) |
| FFXXAO - | FFXXBF | FRONT PANEL SWITCH - 32 BYTES ODD ONLY (READ ONLY) |
| FFXXCO - | FFXXDF | BIM 1-32 BYTES ODD ONLY |
| FFXXEO - | FFXXFF | BIM 2-32 BYTES ODD ONLY |
| FFX100 - | FfXI7F | TIME-OF-DAY CLOCK - 128 BYTES ODD ONLY |
| $X X=00-->$ FE 0 O 512 BYTE BOUNDARIES |  |  |

## INTRODUCTION

This chapter provides the overall block diagram level description for the MVMEO50 module. The general description provides a overview of the module, followed by a detailed description of each section of the module. The block diagram of the MVMEO5O is shown in Figure 4-1.

## GENERAL DESCRIPTION

In normal operation, the MVMEO50 provides all the system controller functions required for a VMEbus system. For time-of-day accesses, the system software reads the time from the time-of-day clock. Two serial ports may be used by the system software for interfacing to terminals, modems, or data links. Hard copy output is available via the Centronics-type printer port. EPROM/RAM sockets may be used as general system memory or to hold debug and/or diagnostics programs and scratch pad RAM.

In many multiprocessor systems, it is desirable for a process executing in one MPU module to interrupt a process being executed by another MPU module. The global interrupter (complete with semaphore) provides this global interrupting capability.

## BLOCK DIAGRAM DESCRIPTION

The controller operates through the following functional logic blocks.
. Time-of-day clock

- EPROM/RAM sockets
- Serial ports
. Centronics parallel printer port
- Global interrupter
- Battery backup
- Bus arbiter
- System clock generator
- Serial bus clock generator
- Bus time-out generator
- Power up reset
- RESET switch
. VMEbus interface
. User display
. Front panel lights


## Time-of-Day Clock

The time-of-day clock (MC146818) provides the time keeping functions for a VME system and relieves the system software of the time keeping workload. The clock counts seconds, minutes, hours, days of the week, date, month, and year. The clock is capable of generating a VMEbus interrupt for time-of-day alarm, once-per-second to once-per-day, periodic rates from 100 microseconds to one-half second, or end-of-clock update cycle. The clock may be backed up by an external battery (located on the $1 / 0$ module). The clock device also provides 50 bytes of RAM for storing system parameters during power down conditions. See address map below:

ADDRESS MAP


## EPROM/RAM Sockets

Eight, 28-pin sockets may be populated by the user with 24 -pin or 28 -pin RAM, or EPROM devices. RAM and EPROM populations may be mixed. RAMs are loaded into the sockets starting at XU25, XU33, XU28, XU36 (RAM quad 1). EPROMs are loaded into the sockets starting at XU8, XU16, XU11, XU19 (EPROM quad 1). Socket configuration headers are provided to configure each socket quad for RAM or EPROM and the type of device.

The VMEbus base address for accessing EPROM/RAM is set by jumper position on the appropriate headers. If both socket quads are populated with RAM, the RAM base address is set with the RAM header, and the RAM addressing becomes contiguous across the socket quad boundary. The EPROM base address header is ignored. If both socket quads are populated with EPROM, the base address is set with the EPROM headers, and the addressing becomes contiguous across the socket quad boundary. When both RAM and EPROM populations are used, the RAM base address is set by the RAM header and the EPROM base address is set by the ROM/EPROM header. If EPROM devices are installed in EPROM quad 2, they are capable of being accessed when a bus master initiates a VMEbus transfer using Address Modifier (AM) code 1E. If EPROM devices are installed in EPROM quad 1, they are capable of being accessed when a bus master initiates a VMEbus transfer using AM code 16. When this type of access occurs, no other devices on the module are accessed and the EPROM base address circuitry is disabled. This feature may be disabled by removing the jumpers at Jl2. Refer to the AMIE Enable Select (Quad 1), AM16 Enable Select (Quad 2) Header (J12) paragraph in Chapter 2.

The EPROM/RAM devices supported by the MVMEO50 are listed in Table 2-1. Separate Data Transfer Acknowledge (DTACK*) timing headers are provided for separately timing the accesses from RAM or EPROM. This allows both fast RAMs and slow EPROM devices to be used on the same module without impacting the performance of the faster parts.

## Serial Ports

Two independent, Multi-Protocol Communications Controllers (MPCC) (R68560) interface with connector P2 on the MVMEO50 and the RS-232C serial ports on the I/O module.

Serial ports Interrupt Request (IRQ*) line goes into Bus Interrupter Module (BIM 1) (MC68153). Interrupt (INTO) and INT1 are the BIM control register and BIM vector register as shown below:

| Serial port 1 | BIM <br> BIM | control register $=$ FFXXC1 <br> vector register $=$ FFXXC9 |
| :--- | :--- | :--- |
| Serial port 2 | BIM <br> BIM | control register $=$ FFXXC3 <br> vector register $=$ FFXXCB |

Interrupts can be enabled to the VMEbus by writing to the BIM control register (refer to the MC68153 Data Sheet).

## NOTE

The BIM must be initialized for external vector in control register 0 and 1 because the 68560 supplies the interrupt vector. If the BIM is initialized for internal vector, both devices supply the vector, which causes a buffer conflict.

A sample initialization procedure for asynchronous mode 9600 baud and no interrupts is shown below:

00---> RCR Receiver control register
80---> TCR Transmitter control register
CO---> SICR Serial interface control register
1E---> PSR2 Protocol select register 2
8B---> BRDR1 Baud rate divider register 1
00---> BRDR2 Baud rate divider register 2
10---> CCR Clock control register
Now the MPCC is ready to transmit and receive characters.

The following table lists port 1 and port 2 addresses, reset values and MPCC registers.

| $\begin{array}{r} \text { HEX } \\ \text { PORT } 1 \end{array}$ | ADDRESS PORT 2 | RESET VALUE | ASYNCHRONOUS MODE 9600 NO INTERRUPTS | MPCC REGISTER |
| :---: | :---: | :---: | :---: | :---: |
| FFXXO1 | FFXX41 | 00 |  | RSR |
| FFXX03 | FFXX43 | 01 | 00 | RCR |
| FFXX05 | FFXX45 |  |  | RDR |
| FFXX07 | FFXX47 | 00 |  |  |
| FFXX09 | FFXX49 | OF |  | RIVNR |
| FFXXOB | FFXX4B | 00 |  | RIER |
| FFXXOD | FFXX4D | 00 |  |  |
| FFXXOF | FFXX4F | 00 |  |  |
| FFXX11 | FFXX51 | 80 |  | TSR |
| FFXX13 | FFXX53 | 01 | 80 | TCR |
| FFXX15 | FFXX55 |  |  | TDR |
| FFXX17 | FFXX57 | 00 |  |  |
| FFXX19 | FFXX59 | OF |  | TIVNR |
| FFXX1B | FFXX5B | 00 |  | TIER |
| FFXXID | FFXX5D | 00 |  |  |
| FFXX1F | FFXX5F | 00 |  |  |
| FFXX21 | FFXX61 | 00 |  | SISR |
| FFXX23 | FFXX63 | 00 | CO | SICR |
| FFXX25 | FFXX65 |  |  |  |
| FFXX27 | FFXX67 |  |  |  |
| FFXX29 | FFXX69 | OF |  | SIVNR |
| FFXX2B | FFXX6B | 00 |  | SIER |
| FFXX2D | FFXX6D | 00 |  |  |
| FFXX2F | FFXX6F | 00 |  |  |
| FFXX31 | FFXX71 | 00 |  | PSR1 |
| FFXX33 | FFXX73 | 00 | 1E | PSR2 |
| FFXX35 | FFXX75 | 00 |  | AR1 |
| FFXX37 | FFXX77 | 00 |  | AR2 |
| FFXX39 | FFXX79 | 01 | 8B | BRD1 |
| FFXX3B | FFXX7B | 00 | 00 | BRD2 |
| FFXX3D | FFXX7D | 00 | 10 | CCR |
| FFXX3F | FFXX7F | 04 |  | ECR |

The two 8-bit Baud Rate Divider Registers (BRDR1 and BRDR2) hold the divisor of the baud rate divider circuit. BRDRI contains the Least Significant Half (LSH) and BRDR2 contains the Most Significant Half (MSH). With an 8 MHz External Crystal (EXTAL) input, standard bit rates can be selected using a combination of prescaler divider (in the Clock Control Register (CCR)) and baud rate divider values shown in Table 4-1. A system reset resets the MPCC.

TABLE 4-1. Standard Baud Selection

| DESIRED |  |  |  | BAUD RATE DIVIDER |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| BAUD | $K$ | PRESCALER | BAUD RATE |  |  |
| RATE | VALUE | DIVIDER | DIVIDER DECIMAL | MSH | LSH |

ASYNCHRONOUS MODE

| 50 | 2 | 3 | 26,667 | 68 | $2 B$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 75 | 2 | 2 | 26,667 | 68 | $2 B$ |
| 110 | 2 | 3 | 12,121 | $2 F$ | 59 |
| 135 | 2 | 2 | 14,815 | 39 | DF |
| 150 | 2 | 3 | 8,889 | 22 | B9 |
| 300 | 2 | 2 | 1,667 | 111 | 08 |
| 1200 | 2 | 3 | 1,111 | 04 | 57 |
| 1800 | 2 | 2 | 883 | 57 |  |
| 2400 | 2 | 2 | 556 | 03 | 41 |
| 3600 | 2 | 2 | 278 | 02 | $2 C$ |
| 4800 | 2 | 3 | 139 | 01 | 16 |
| 7200 | 2 | 2 | 104 | 01 | 16 |
| 9600 | 2 | 3 | 52 | 00 | $8 B$ |
| 19200 | 2 | 2 |  | 00 | 68 |
| 38400 | 2 | 2 |  |  |  |

ISOCHRONOUS AND SYNCHRONOUS

| 50 | 1 | 3 | 53,333 | D0 | 55 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 75 | 1 | 2 | 53,333 | DO | 55 |
| 100 | 1 | 3 | 24,242 | 5 E | B2 |
| 135 | 1 | 2 | 29,630 | 73 | BE |
| 150 | 1 | 3 | 17,778 | 45 | 72 |
| 300 | 1 | 2 | 13,333 | 34 | 15 |
| 1200 | 1 | 3 | 2,222 | 08 | AE |
| 1800 | 1 | 2 | 2,222 | 08 | AE |
| 2400 | 1 | 2 | 1,667 | 06 | 83 |
| 3600 | 1 | 2 | 1,111 | 04 | 57 |
| 4800 | 1 | 3 | 556 | 02 | 2 C |
| 7200 | 1 | 2 | 556 | 02 | 2 C |
| 9600 | 1 | 3 | 278 | 01 | 16 |
| 19200 | 1 | 2 | 208 | 00 | DO |
| 38400 | 1 | 2 | 104 | 00 | 68 |

PRESCALER DIVIDER: $0=$ DIVIDE BY 2 1 = DIVIDE BY 3
$K=1$ FOR ISOCHRONOUS AND SYNCHRONOUS
2 FOR ASYNCHRONOUS

## Centronics Parallel Printer Port

The parallel I/O port is designed to operate with a Centronics printer. The signal lines are buffered and are available at connector P2. The printer port consists of an 8 -bit data register, a strobe output, an input prime, output registers, an acknowledge input, and a 4-bit status register.

The printer strobe register and the input prime register are both initialized (set high) by reset. Input prime is an input signal that clears the printer buffer and initializes the logic. Not used on all printers. The printer addresses are listed below:

| FFXX81 | (Write D0-D7) printer data register |
| :--- | :--- |
| FFXX81 | (Read) - puts FF into data out register |
| FFXX83 | (Write D3) printer strobe register |
| FFXX83 | (Read) - clears acknowledge flag and printer IRQ |
| FFXX85 | (Write) hardware buffer conflict |
| FFXX85 | (Read) - printer status |
|  | D0 select from printer |
|  | D1 = busy from printer |
|  | D2 = fault from printer |
|  | D7 = acknowledge from printer |
| FFXX87 | (Write D3) printer input prime |
| FFXX87 | (Read) - no operation |

FFXX00 $\mathrm{XX}=00-\mathrm{FE}$ on 512 byte boundaries
To output a character to a printer:
Not first character printed +-->+--> check acknowledge flag
+-- if false (low) go back and check flag if true (high)
+--> clear acknowledge flag by reading printer strobe register
+-- check acknowledge flag if true (high) go back and clear again if false (low)
store character in printer data register
assert printer strobe by writing to strobe register with D3 low
negate printer strobe by writing to strobe register with D3 high
more characters to print
+--.-.-. Yes - back to check acknowledge flag No - continue -

NOTE
The printer acknowledge flag register latches the acknowledge signal from the printer and must be cleared by reading the printer strobe register. If the printer is still holding the acknowledge signal, the flag does not clear. The correct sequence is: 1. clear acknowledge, 2. check acknowledge flag, 3. if not clear, go back to 1.

The printer acknowledge can be selected to either edge thus permitting the use of this interface on Data Products and other printers. Refer to the Printer Acknowledge Edge Select Header (J29) paragraph in Chapter 2.

## SYSFAIL Register

The SYSFAIL* status register (FFXX89) is provided to read the status of the VMEbus SYSFAIL* signal. D7 is low if SYSFAIL* is low. D7 is high if SYSFAIL* is high.

## User Display Blanking Register

The display blanking register is a write only register to enable the user display to be blanked (turned off) by writing to FFXX8B with D3 low. A reset or writing to this register with D3 high turns the display on if it is not blanked by section 8 of switch Sl and header J25. Refer to the Display Blanking Enable Select Header (J25) paragraph in Chapter 2.

## Global Interrupter

The global interrupter is designed using two BIM (MC68153) devices. One BIM accepts interrupt inputs from the serial ports, parallel ports, and time-ofday clock. This BIM generates VMEbus interrupts on the corresponding programmed levels. During the interrupt acknowledge cycle, the BIM provides the 8 -bit interrupt vector for the interrupt, or may cause the appropriate serial port or parallel port to provide the vector (software controlled option in the BIM).

The second BIM device is used exclusively to generate global VMEbus interrupts under software control. One interrupt input to the BIM may also be jumper selected to be held low to provide for one software controlled global interrupt, or may be jumper selected to the VMEbus SYSFAIL* line to generate a global system failure interrupt.

The MC68153 register model is shown below:


## NOTE

When using the serial port interrupts, the BIM must be initialized for external vector in control register 0 and 1 because the R68560 supplies the interrupt vector. If the BIM is initialized for internal vector, both devices supply the vector, which causes a buffer conflict.

## Battery Backup

An external battery may be connected to the MVMEO50 through the P2 connector to provide battery backup power for the time-of-day clock. These batteries may be located on the I/0 module. Headers are provided for selecting power backup from the external batteries, +5 Vdc standby from the VMEbus, or +5 Vdc from the VMEbus. Jumper selectable battery charging is provided when system power is applied to the MVMEO5O.

## Bus Arbiter

The bus arbiter arbitrates requests and grants bus mastership on four levels. If the level of the current bus master is lower than the current bus request, the bus arbiter initiates a bus clear.

## System Clock Generator

The system clock generator provides the 16 MHz system clock signal on the VMEbus. The 16 MHz clock signal is derived from the 32 MHz oscillator.

## Serial Bus Clock Generator

The serial bus clock generator provides the 4 MHz nonsymmetrical serial clock for the VMEbus. The signal is derived from the 32 MHz oscillator.

## Bus Time-Out Generator

The bus time-out generator monitors VMEbus data transfer activities. If a transfer takes longer than the jumper selected time, the module generates a VMEbus error signal. The time-out starts when either data strobe goes low and clears when both data strobes are high. The time-out is jumper selectable from minimum of 2 to 160 microseconds to OFF.

## Power-Up Reset

When system power is turned on, this circuit provides a system reset for 300 to 800 milliseconds minimum. Power down reset is not provided. Power backed up systems require an external power monitor to generate a ACFAIL and power down reset sequence as specified in the VMEbus specification.

## RESET Switch

A system RESET switch is located on the front panel of the MVMEO5O module. Pressing the switch generates a system reset on the VMEbus. The switch may be disabled by removing a jumper. The capability of resetting the system from a remote switch is provided through connector P2 from the I/O module.

## VMEbus Interface

The VMEbus interface is slave mode only and supports 8-, 16-, and 32-bit data transfers. It also supports the 24-bit or 32 -bit addressing mode. The cycle types supported are shown in Table 4-2.

## User Display

A 2 character LED display is provided on the front panel for user software applications. Its intended use is for a user-supplied diagnostics program to display status information. The display is updated by writing information to an onboard register.

## Front Panel Indicators

Front panel indicator lights display the overall system status. A red FAIL light illuminates whenever the controller module detects the SYSFAIL* line low on the VMEbus. A green RUN light illuminates when the SYSFAIL* line on the VMEbus is high.

TABLE 4-2. Supported Cycle Types

| IACK* | LWORD* | AM CODE | CYCLE TYPE | ACCESSIBLE RESOURCES |
| :---: | :---: | :---: | :---: | :---: |
| X | L | X | 32 bit data cycle | EPROM/RAM |
| L | H | X | Interrupt acknowledge | Interrupter or interrupting serial port (only D0-D7 are used) |
| H | X | $\begin{aligned} & 09 \\ & O A \\ & O D \\ & 0 \mathrm{E} \end{aligned}$ | Extended addressing (32 bit) access modes | RAM/EPROM sockets full addressing range |
| H | X | 16 $1 E$ | User-defined mode-defined by MVME120 as alternate reset vector fetch | EPROM quad 1 <br> EPROM quad 2 |
| H | H | $\begin{aligned} & 29 \\ & 2 D \end{aligned}$ | Short I/O access | Serial ports, parallel port, time-of-day clock, global interrupter, user display (only DO-D7 are used) |
| H | X | $\begin{aligned} & 39 \\ & 3 A \\ & 3 D \\ & 3 \mathrm{E} \end{aligned}$ | Standard addressing <br> (24 bit) access mode | RAM/EPROM sockets -A24-A31 address compare is don't care |
| $\mathrm{X}=$ DON'T CARE $\quad \mathrm{L}=$ LOW |  |  |  | H $=$ HIGH |

## CHAPTER 5 - SUPPORT INFORMATION

## INTRODUCTION

This chapter provides the interconnection signals, parts list with parts location illustration, and schematic diagram for the MVMEO5O.

## INTERCONNECT SIGNALS

The MVME050 interconnects with the VMEbus through connector P1. Connector P2 interconnects the MVME050 with the MVME701A.

Connector PI Interconnect Signals
Connector P1 is a standard DIN 41612 triple row, 64-pin male connector. All Motorola VMEbus specifications are met by the MVMEO50 module. Each pin connection, signal mnemonic, and signal characteristic for the connector is listed in Table 5-1.

TABLE 5-1. Connector P1 Interconnect Signals

| PIN NUMBER | SIGNAL MNEMONIC | SIGNAL NAME AND DESCRIPTION |
| :---: | :---: | :---: |
| A1-A8 | D00-D07 | DATA bus (bits 0-7) - eight of 16 three-state bidirectional data lines that provide the data path between VMEbus master and slave. |
| A9 | GND | GROUND |
| Al0 | SYSCLK | SYSTEM CLOCK - a 16 MHz input signal used as a timing reference. This signal is provided by the VMEbus system controller. |
| Al1 | GND | GROUND |
| Al2 | DS1* | DATA STROBE 1 - input signal that indicates a data transfer on data bus lines D08-015. |
| A13 | DS0* | DATA STROBE 0 - input signal that indicates a data transfer on data bus lines D00-D07. |
| Al4 | WRITE* | WRITE - input signal that specifies the direction of data transfers. |

TABLE 5-1. Connector Pl Interconnect Signals (cont'd)

| PIN NUMBER | SIGNAL MNEMONIC | SIGNAL NAME AND DESCRIPTION |
| :---: | :---: | :---: |
| A15 | GND | GROUND |
| A16 | DTACK* | DATA TRANSFER ACKNOWLEDGE - this output signal indicates that valid data is available on the data bus during a read cycle, or that data has been accepted from the data bus during a write cycle. |
| A17 | GND | GROUND |
| A18 | AS* | ADDRESS STROBE - the falling edge of this input signal indicates a valid address is present on the address bus. |
| A19 | GND | GROUND |
| A20 | IACK* | INTERRUPT ACKNOWLEDGE - input signal that indicates a VME interrupt acknowledge cycle. The VME system controller has been interrupted on one of seven levels and is now acknowledging the specific interrupt with a service routine. |
| A21 | IACKIN* | INTERRUPT ACKNOWLEDGE IN - IACKIN* and IACKOUT* form a daisy-chained acknowledge. The standard Motorola VMEbus backplane must have jumpers installed to continue the daisy-chained interrupt acknowledge beyond vacant card slots. This input signal is used when the controller module forms part of the daisy-chained interrupt acknowledge sequence. |
| A22 | IACKOUT* | INTERRUPT ACKNOWLEDGE OUT - IACKIN* and IACKOUT* form a daisy-chained acknowledge. The standard Motorola vMEbus backplane must have jumpers installed to continue the daisy-chained interrupt acknowledge beyond vacant card slots. This input signal is used when the controller module forms part of the daisy-chained interrupt acknowledge sequence. |
| A23 | AM4 | ADDRESS MODIFIER (bit 4) - one of the three-state input lines that provide additional information about the address bus, such as size, cycle type, and/or data transfer bus master identification. |

TABLE 5-1. Connector Pl Interconnect Signals (cont'd)


TABLE 5-1. Connector Pl Interconnect Signals (cont'd)

| PIN NUMBER | SIGNAL MNEMONIC | SIGNAL NAME AND DESCRIPTION |
| :---: | :---: | :---: |
| B6 |  | Not used. |
| B7 | BGIOUT* | BUS GRANT l OUT - same as BGOOUT on pin B5. |
| B8 |  | Not used. |
| B9 | BG20UT* | BUS GRANT 2 OUT - same as BGOOUT on pin B5. |
| B10 |  | Not used. |
| B11 | BG30UT* | BUS GRANT 3 OUT - same as BGOOUT on pin B5. |
| 812-B15 | BR0*-BR3* | BUS REQUEST (0-3) - the bus request at the jumpered level is true when the MPU requires bus mastership. When one or more bus request lines is true in the ROR mode, bus mastership is released. When the controller module is the system controller, bus request level three is monitored by the arbiter. |
| B16-B19 | AMO-AM3 | ADDRESS MODIFIER (bits 0-3) - same as AM4 on pin A23. |
| B20 | GND | GROUND |
| B21 | SERCLK | SERIAL CLOCK - a high level signal used to clock the serial communication bus. |
| B22 |  | Not used. |
| B23 | GND | GROUND |
| B24-830 | $\begin{aligned} & \text { IRQ7*- } \\ & \text { IRQ1* } \end{aligned}$ | INTERRUPT REQUEST (7-1) - seven prioritized interrupt request inputs. Jumper enabled, level seven is the highest priority. |
| 831 | +5V STDBY | +5 Vdc STANDBY - this line supplies +5 Vdc to devices requiring battery backup. |
| B32 | +5 VDC | +5 Vdc Power - same as +5 VDC on pin A32. |
| C1-C8 | D08-D015 | DATA bus (bits 8-15) - eight of 16 three-state bidirectional data lines that provide the data path between VMEbus master and slave. |
| C9 | GND | GROUND |

TABLE 5-1. Connector Pl Interconnect Signals (cont'd)

| PIN NUMBER | SIGNAL MNEMONIC | SIGNAL NAME AND DESCRIPTION |
| :---: | :---: | :---: |
| C10 | SYSFAIL* | SYSTEM FAIL - reflects state of FAIL bit in MCR and fail indicator. When enabled in MCR, this bidirectional signal generates an interrupt request. |
| C11 | BERR* | BUS ERROR - an active low output signal that indicates an error has occurred during a data transfer cycle. |
| C12 | SYSRESET* | SYSTEM RESET - the system controller provides this input signal that causes a board level reset on the controller module. |
| C13 | LWORD* | LONGWORD - three-state driven signal to indicate that the current transfer is a 32-bit transfer. |
| C14 | AM5 | ADDRESS MODIFIER (bit 5) - same as AM4 on pin A23. |
| C15 | A23 | ADDRESS bus (bit 23) - same as A07 on pin A24. |
| C16 | A22 | ADDRESS bus (bit 22) - same as A07 on pin A24. |
| C17 | A21 | ADDRESS bus (bit 21) - same as A07 on pin A24. |
| C18 | A20 | ADDRESS bus (bit 20) - same as A07 on pin A24. |
| C19 | A19 | ADDRESS bus (bit 19) - same as A07 on pin A24. |
| C20 | A18 | ADDRESS bus (bit 18) - same as A07 on pin A24. |
| C21 | A17 | ADDRESS bus (bit 17) - same as A07 on pin A24. |
| C22 | A16 | ADDRESS bus (bit 16) - same as A07 on pin A24. |
| C23 | Al5 | ADDRESS bus (bit 15) - same as A07 on pin A24. |
| C24 | A14 | ADDRESS bus (bit 14) - same as A07 on pin A24. |
| C25 | Al3 | ADDRESS bus (bit 13) - same as A07 on pin A24. |
| C26 | Al2 | ADDRESS bus (bit 12) - same as A07 on pin A24. |
| C27 | Al1 | ADDRESS bus (bit ll) - same as A07 on pin A24. |
| C28 | Al0 | ADDRESS bus (bit 10) - same as A07 on pin A24. |
| C29 | A09 | ADDRESS bus (bit 9) - same as A07 on pin A24. |

TABLE 5-1. Connector Pl Interconnect Signals (cont'd)

| PIN NUMBER | SIGNAL MNEMONIC | SIGNAL NAME AND DESCRIPTION |
| :---: | :---: | :---: |
| C30 | A08 | ADDRESS bus (bit 8) - same as A07 on pin A24. |
| C31 | +12 VDC | +12 Vdc Power - used by the logic circuits on the controller module. |
| C32 | +5 VDC | +5 Vdc Power - same as +5 Vdc on pin A32. |

## Connector P2 Interconnect Signals

Connector P2 is a standard DIN 41612 connector. Each pin connection, signal mnemonic, and signal characteristic for the connector is listed in Table 5-2.

TABLE 5-2. Connector P2 Interconnect Signals

AI GND GROUND

A2 RTS1 REQUEST TO SEND (Port 1) - RTS is supplied by the terminal to the modem when it is required to transmit a message. With RTS off, the modem carrier remains off. When RTS is turned on, the modem immediately turns on the carrier.

A3 DTR1 DATA TERMINAL READY (Port 1) - a signal from the terminal to the modem indicating that the terminal is ready to send or receive data.

A4 DCDITT DATA CARRIER DETECT (Port 1) - furnished by the modem to the terminal to indicate that a valid carrier is being received.

A5 SUP1 PULLUP LINE (Port 1) - an active pullup line activated by jumper arrangement on headers 37 or J11.

| A6 | RxC1 | RECEIVE CLOCK (Port 1) - this <br> data from a terminal to a modem. |
| :--- | :--- | :--- |
| A7,A8, A9 | GND | GROUND |
| A10 | RTS2 | REQUEST TO SEND (Port 2) - same as RTS1 on pin A2. |

TABLE 5-2. Connector P2 Interconnect Signals (cont'd)

| PIN <br> NUMBER | SIGNAL MNEMONIC | SIGNAL NAME AND DESCRIPTION |
| :---: | :---: | :---: |
| Al1 | DTR2 | DATA TERMINAL READY (Port 2) - same as DTR1 on pin A3. |
| A12 | DCD2TT | DATA CARRIER DETECT (Port 2) - same as DCDITT on pin A4. |
| A13 | SUP2 | PULLUP LINE (Port 2) - same as SUP1 on pin A5 except headers J 8 and $\mathrm{Jl2}$ apply. |
| A14 | $\mathrm{RxC2}$ | RECEIVE CLOCK (Port 2) - same as RxCl on pin A6. |
| A15, A16 | GND | GROUND |
| A17-A24 | D00-D07 | PRINTER DATA (bits $0-7$ ) - output data to the $1 / 0$ module. |
| A25 | PACK | PRINTER ACKNOWLEDGE - a low level input pulse indicating that the next character may be sent. |
| A26 | PSTB* | PRINTER STROBE - an output pulse used to clock data from the system to the printer. This pulse is active low. |
| A27 | INPRIME | PRINTER INPUT PRIME - an output signal that clears the printer buffer and initializes the logic. |
| A28 | SEL | PRINTER SELECT - input signal indicating that the printer is selected. |
| A29 | BUSY | PRINTER BUSY - an input signal indicating that the printer cannot receive data. |
| A30 | FAULT | PRINTER FAULT - an input signal that indicates a printer fault condition such as paper empty, light detect, or a deselect condition. |
| A31 | BATT | BATTERY - +5 Vdc input to the controller module for battery backup of the time-of-day clock. |
| A32 | REMRES* | REMOTE RESET - an input for as remote switch to reset the system (normally open). |
| B1 | +5 VDC | +5 Vdc Power - used by the logic circuits on the I/O module. |
| B2 | GND | GROUND |

TABLE 5-2. Connector P2 Interconnect Signals (cont'd)

B3 Not used.

B4-B11 A24-A31 VME ADDRESS bus (bits 24-31) - eight three-state input lines that specify an address in the memory map.

| B12 | GND | GROUND. |
| :--- | :--- | :--- |
| B13 | +5 VDC | +5 Vdc Power - same as +5 Vdc on pin B1. |
| B14-B21 | D16-D23 | VME DATA bus (bits 16-23) - eight three-state <br> bidirectional data lines. |

B22 GND GROUND

B23-B30 D24-D31 VME DATA bus (bits 24-31) - eight three-state bidirectional data lines.

B31 GND GROUND
B32 +5 VDC +5 Vdc Power - same as +5 Vdc on pin Bl.
C1 TxD1 TRANSMIT DATA (Port 1) - data to be transmitted is furnished on this line to the modem from the terminal.

C2 RxD1 RECEIVE DATA (Port 1) - data that is demodulated from the receive line is presented to the terminal by the modem.

C3 CTS1 CLEAR TO SEND (Port 1) - CTS is a function supplied to the terminal by the modem, and indicates that it is permissible to begin transmission of the message. When using a modem, CTS follows the off-to-on transition of RTS after a time delay.

C4 DCDIIN DATA CARRIER DETECT (Port 1) - furnished by the modem to the terminal to indicate that a valid carrier is being received.

C5 DSRI DATA SET READY (Port 1) - DSR is a function supplied by the modem to the terminal to indicate that the modem is ready to transmit data.

GROUND
C6,C7 GND
C8
TxCl
TRANSMIT CLOCK (Port 1) - this line clocks output data to the modem from the terminal.

TABLE 5-2. Connector P2 Interconnect Signals (cont'd)

| PIN <br> NUMBER | SIGNAL MNEMONIC | SIGNAL NAME AND DESCRIPTION |
| :---: | :---: | :---: |
| C9 | Tx02 | TRANSMIT DATA (Port 2) - same as TxDl on pin Cl. |
| C10 | RxD2 | RECEIVE DATA (Port 2) - same as RxD1 on pin C2. |
| C11 | CTS2 | CLEAR TO SEND (Port 2) - same as CTS1 on pin C3. |
| C12 | DCD2IN | DATA CARRIER DETECT (Port 2) - same as DCDIIN on pin C4. |
| C13 | DSR2 | DATA SET READY (Port 2) - same as DSR1 on pin C5. |
| C14, C154 | GND | GROUND |
| C16 | TxC2 | TRANSMIT CLOCK (Port 2) - same as TxCl on pin C8. |
| C17-C32 | GND | GROUND |

## PARTS LIST

The components of the MVMEO5O are listed in Table 5-3. The parts locations are illustrated in Figure 5-1. These parts reflect the latest issue of hardware at the time of printing.

TABLE 5-3. MVMEO50 Module Parts List


84-W8452B01 Printed wiring board
CR1,CR2 48NW9607A29 Rectifier, 1N5818
CR3 48NW9616A03 Diode, 1N4148/1N914
C1-C19,C21- 21NW9632A03 Capacitor, fixed, ceramic, 0.1 uF @ 50 Vdc
C26,C28, C29,
C31-C35,C38-
C40, C42, C43,
C45, C48-C50,
C52-C59

TABLE 5-3. MVME050 Module Parts List (cont'd)

| REFERENCE DESIGNATION | MOTOROLA PART NUMBER | DESCRIPTION |
| :---: | :---: | :---: |
| C20 | 21NW9632A02 | Capacitor, fixed, ceramic, 1.0 uF @ 50 Vdc |
| C27,C36 | 23NW9618A22 | Capacitor, electrolytic, 50 uF @ 16 Vdc |
| C30 | 23NW9618A43 | Capacitor, electrolytic, 6.8 uF @ 35 Vdc |
| C37 | 23NW9618A67 | Capacitor, electrolytic, 10 uF @ 35 Vdc |
| C44, 046 | 21NW9710A01 | Capacitor network, SIP, 7/470 pF |
| C47 | 20NW9628A04 | Capacitor, trimmer, 5.5-18 pF |
| C51 | 21NW9629A18 | Capacitor, fixed, mica, 56 pF @ 500 Vdc |
| DS1 | 48NW9612A49 | Indicator, LED, red |
| DS2 | 48NW9612A59 | Indicator, LED, green |
| DS3, DS4 | 72NW9624A03 | Display, LED readout |
| J1-J29 | 29NW9805C07 | Pin, autoinsert (244 required) |
| P1, P2 | 28NW9802E51 | Connector, 96-pin |
| Q1 | 48NW9610A22 | Transistor, MPS2222 |
| R1 | 51NW9626B64 | Resistor network, SIP, 4/47 ohm |
| R2 | 51NW9626B93 | Resistor network, SIP, 4/22 ohm |
| R3, R6, R11 | 06SW-124A20 | Resistor, fixed, film, 62 ohm, $5 \%, 1 / 4 \mathrm{~W}$ |
| R4, R14, R34 | 51NW9626B56 | Resistor network, SIP, 9/10k ohm |
| $\begin{aligned} & \text { R5, R10, R30- } \\ & \text { R33, R36 } \end{aligned}$ | 51NW9626B55 | Resistor network, SIP, 9/4.7k ohm |
| R7 | 51NW9626B57 | Resistor network, SIP, 9/1k ohm |
| $\begin{aligned} & \text { R8, R9, R17, } \\ & \text { R29 } \end{aligned}$ | 06SW-124A65 | Resistor, fixed, film, 4.7k ohm, 5\%, 1/4 W |
| R13 | 06SW-125A27 | Resistor, fixed, carbon, 120 ohm, 5\%, 1/2 W |
| R15 | 51NW9626B51 | Resistor network, SIP, 5/1k ohm |

TABLE 5-3. MVMEO50 Module Parts List (cont'd)
REFERENCE MOTOROLA
DESIGNATION PART NUMBER DESCRIPTION

R16,R19,R21 51NW9626B53 Resistor network, SIP, 7/4.7k ohm
R18,R22 51NW9626B54 Resistor network, SIP, 7/39k ohm
R20 06SW-124A87 Resistor, fixed, film, 39k ohm, 5\%, 1/4 W
R23 06SW-124B50 Resistor, fixed, film, 15 megohm
R25 06SW-124B22 Resistor, fixed, film, 1.0 megohm
R26 06SW-124A25 Resistor, fixed, film, 100 hm, $5 \%, 1 / 4 \mathrm{~W}$
R27 06SW-124A41 Resistor, fixed, film, 470 ohm, 5\%, 1/4 W
R28 06SW-124A75 Resistor, fixed, film, 12k ohm, 5\%, 1/4 W
R35 51NW9626A53 Resistor network, SIP, 7/4.7k ohm
S1 40NW9801B35 Switch, 8-section, DIP, SPST, piano
S2 40NW9801870 Switch, pushbutton, SPDT, momentary contact
U1,U15 (NOTE) I.C. programmed
U2
51NW9615F38 I.C. SN74LS393N
U3,U5,U55, 51 NW9615J39 I.C. 74F74PC
U61, U92
U4,U7,U81, 51NW9615H89 I.C. SN74LS645-1N
U87
U6
U9,U17,U26, 51 NW 9615 H 41 I.C. SN74LS582N U34, U42

U10
U12, U44
51NW9615F02
I.C. SN74LS244N

U13
(NOTE)
I.C. programmed

U14,U90
51NW96I5E95
I.C. SN74LS240N

U18, U27
51NW9615N56
I.C. 74F174PC

TABLE 5-3. MVMEO50 Module Parts List (cont'd)

| REFERENCE DESIGNATION | MOTOROLA PART NUMBER | DESCRIPTION |
| :---: | :---: | :---: |
| U20, U29 | 51NW9615E86 | I.C. SN74LS151N |
| $\begin{aligned} & \text { U21, U22, U30, } \\ & \text { U31,U74 } \end{aligned}$ | 51NW9615E98 | I.C. SN74LS373N |
| U23 | 51NW9615F85 | I.C. SN74S38N |
| U24 | 51NW9615093 | I.C. SN74S30N |
| U32 |  | Not used. |
| U35, U78, U85 | 51NW9615C21 | I.C. SN74LSO4N |
| U37 | 51NW9615H83 | I.C. SN74LS641-1N |
| U38-U40 | (NOTE) | I.C. programmed |
| U41, U46 | 51NW9615S88 | I.C. MC68153P |
| U43, U63 | 51NH9615C22 | I.C. SN74LS08N |
| 045 | 51NW9615E67 | I.C. SN74S260N |
| U47, U79 | 51NW9615K71 | I.C. 74F04PC |
| 448 | 51NW9615C56 | I.C. SN74S08N |
| U49, U54, U62 | 51NW9615N32 | I.C. 74F164PC |
| U50 | (NOTE) | I.C. programmed |
| U51 | 51NW9615D32 | I.C. SN74S02N |
| U52, U64 | 51NW9615027 | I.C. SN74S32N |
| U53 | 51NW9615F05 | I.C. SN74LS2ON |
| U56, U89 | 51NW9615E91 | I.C. SN74LSOON |
| U57, U67 | 51NW9615P40 | I.C. R68560P |
| U58, U60, U68 | 51NW9615830 | I.C. MC1489AP |

TABLE 5-3. MVMEO50 Module Parts List (cont'd)

| REFERENCE DESIGNATION | MOTOROLA PART NUMBER | DESCRIPTION |
| :---: | :---: | :---: |
| U59, U69, U70 | 51NW9615829 | I.C. MC1488P |
| U65 | 51NW9615E88 | I.C. SN74LS10N |
| U66, U76 | 51NW9615C24 | I.C. SN74LS32N |
| U71 | 51NW9615B56 | I.C. MC14528CP |
| U72 | 51NW9615D91 | I.C. SN74S139N |
| U73 | (NOTE) | I.C. programmed |
| U75 | 51NW9615F41 | I.C. SN74LS164N |
| U77 | 51NW9615E99 | I.C. SN74LS374N |
| U80, U86 | 51NW9615H11 | I.C. SN74LS645N |
| U82 | 51NW9615H35 | I.C. MC146818P |
| U83 | 51NW9615J38 | I.C. SN74LS646NT |
| U84 | 51NW9615H54 | I.C. SN74LS12N |
| U88 | 51NW9615H93 | I.C. SN74LS64IN |
| VR1, VR2 | 48NW9608A31 | Diode, zener, 5.6V, IN5339B |
| VR3 | 51NW9615J93 | I.C. LM317LZ |
| Y1 | 48AW1014B14 | Crystal oscillator, 32 MHz |
| Y2 | 48AW4206B02 | Crystal, 4.194304 MHz, 0.001\% |
|  | 09NW9811A88 | Socket, DIL, right angle (use at DS3, DS4) |
|  | 09NW9811A78 | $\begin{aligned} & \text { Socket, DIL, } 20-\mathrm{pin} \text { (use at U1,U13,U15, U38, U40, } \\ & \text { U50,U73) } \end{aligned}$ |
|  | 09-W4659B14 | $\begin{aligned} & \text { Socket, DIL, 14-pin (use at U8,U11,U16,U19,U25, } \\ & \text { U28,U33,U36) } \end{aligned}$ |
|  | 09NW9811B01 | Socket, DIL, 24-pin (use at U39) |

TABLE 5-3. MVME050 Module Parts List (cont'd)

09-W4659820 Socket, SIL, 20-pin (use at U41,U46,U57,U67)
09-W4659B12 Socket, SIL, 12-pin (use at U82)
09NW9811A46 Socket, 4 lead crystal oscillator
64-W5091B01 Panel, front
29NW9805B17 Jumper, shorting, insulated (use at J1,J4-J9, J12, J15-J22, J25-J29)

NOTE: When ordering, use number labeled on part.

5-14

## SCHEMATIC DIAGRAM

The schematic diagram for the MVMEO50 is illustrated in Figure 5-2.

## APPENDIX A - TIME-OF-DAY CLOCK COMPENSATION

The time-of-day clock function is controlled by crystal Y2. This is a $4.194304 \mathrm{MHz}, 0.001 \%$ device specified over the temperature range of $0-70$ degrees $C$. Assuming the crystal parameters of $C 0$ and $C L$ are met by the particular circuit configuration, this time base provides the time-of-day clock with an inherent accuracy of $+/-5.26$ minutes per year. While these parameters can be exactly matched for any selected module, matching many modules would require different values of tuning capacitance to compensate for varying circuit capacitance. Module capacitance, because of the crystal holder, MCl46818 socket, etc., would possibly cause the frequency of Y2 to change beyond its tolerance, thus affecting long term clock accuracy.

An obvious method of performing this tuning would be through the use of an onboard trimmer capacitor. While this would be a method tuning, it could also introduce variation because of temperature, life degradation, and shock, as well as ease of accessibility.

A better method of time base adjustment would be to adjust any clock inaccuracies through a software compensation method. An example of this would be to allow the module to run in the final environment and determine how fast or how slow the clock device (MC146818) is actually running over a known period of time. A software update could then be made periodically to add or subtract the proper amount of seconds. The MC146818 alarm function might be used to generate a daily interrupt, with the corresponding interrupt service routine performing the adjustment.

Located next to the reset switch on the controller module, a trimmer capacitor (C47) is provided to adjust the frequency of the time-of-day clock, instead of the method listed above.

The time-of-day clock should be adjusted periodically to maintain its accuracy. For this procedure it is assumed the clock is powered from the VMEbus power supply. To adjust the time-of-day clock, proceed as follows:
a. Turn all equipment power OFF.

## CAUTION

REMOVING/INSERTING MODULES WHILE POWER IS APPLIED MAY RESULT IN DAMAGE TO COMPONENTS ON THE MODULE.
b. Remove the controller module from the chassis.
c. Install controller module on a VME compatible extender card and install in chassis.
d. Connect a frequency counter to pin 21 of the MC146818 device located at the lower front corner of the module.
e. Turn equipment power ON .
f. Adjust capacitor C 47 until frequency reading is 1.048576 MHz .
g. Turn equipment power OFF, remove counter, remove extender card, install controller module in chassis, and turn equipment power ON , if desired.

This completes the adjustment of the time-of-day clock.

## APPENDIX B - RS-232C INTERCONNECTIONS

The RS-232C standard is the most widely used interface between terminals and computers or modems, and yet it is not fully understood. This is because all the lines are not clearly defined, and many users do not see the need to conform for their applications. A system should easily connect to any other. Many times designers think only of their own equipment, but the state-of-theart is computer-to-computer or computer-to-modem operation.

The RS-232C standard was originally developed by the Bell System to connect terminals via modems. Therefore, several handshaking lines were included. In many applications these are not needed, but since they permit diagnosis of problems, they are included in many applications.

The standard RS-232C interconnections are listed in Table B-1. To interpret this information correctly it is necessary to know that RS-232C is intended to connect a terminal to a modem. When computers are connected to computers without modems, one of them must be configured as a terminal and the other as a modem. Because computers are normally configured to work with terminals, they are said to be configured as a modem. Also, the signal levels must be between +3 and +15 volts for a high level, and between -3 and -15 volts for a low level. Any attempt to connect units in parallel may result in out of range voltages and is not allowed by the RS-232C specification.

TABLE B-1. RS-232C Interconnections

| PIN NUMBER | SIGNAL MNEMONIC | SIGNAL NAME AND DESCRIPTION |
| :---: | :---: | :---: |
| 1 |  | Not used. |
| 2 | TxD | TRANSMIT DATA - data to be transmitted is furnished on this line to the modem from the terminal. |
| 3 | RxD | RECEIVE DATA - data which is demodulated from the receive line is presented to the terminal by the modem. |
| 4 | RTS | REQUEST TO SEND - RTS is supplied by the terminal to the modem when required to transmit a message. With RTS off, the modem carrier remains off. When RTS is turned on, the modem immediately turns on the carrier. |

TABLE B-1. RS-232C Interconnections (cont'd)

| PIN NUMBER | SIGNAL MNEMONIC | SIGNAL NAME AND DESCRIPTION |
| :---: | :---: | :---: |
| 5 | CTS | CLEAR TO SEND - CTS is a function supplied to the terminal by the modem which indicates that it is permissible to begin transmission of a message. When using a modem, CTS follows the off-to-on transition of RTS after a time delay. |
| 6 | DSR | DATA SET READY - data set ready is a function supplied by the modem to the terminal to indicate that the modem is ready to transmit data. |
| 7 | SIG-GND | SIGNAL GROUND - common return line for all signals at the modem interface. |
| 8 | DCD | DATA CARRIER DETECT - sent by the modem to the terminal to indicate that a valid carrier is being received. |
| 9-14 |  | Not used. |
| 15 | TxC | TRANSMIT CLOCK - this line clocks output data to the modem from the terminal. |
| 16 |  | Not used. |
| 17 | RxC | RECEIVE CLOCK - this line clocks input data from a terminal to a modem. |
| 18,19 |  | Not used. |
| 20 | DTR | DATA TERMINAL READY - a signal from the terminal to the modem indicating that the terminal is ready to send or receive data. |
| 21 |  | Not used. |
| 22 | RI | RING INDICATOR - RI is sent by the modem to the terminal. This line indicates to the terminal that an incoming call is present. The terminal causes the modem to answer the phone by carrying DTR true while RI is active. |
| 23 |  | Not used. |
| 24 | TxC | TRANSMIT CLOCK - Same as TxC on pin 15. |

TABLE B-1. RS232C Interconnections (cont'd)

| $\begin{aligned} & \text { PIN } \\ & \text { NUMBER } \end{aligned}$ | SIGNAL MNEMONIC | SIGNAL NAME AND DESCRIPTION |
| :---: | :---: | :---: |

25 BSY | BUSY - A positive EIA signal applied to this pin |
| :--- |
| causes the modem to go off-hook and make the |
| associated phone busy. |

NOTES: 1. High level $=+3$ to +15 volts. Low level $=-3$ to -15 volts.
2. RS-232C is intended to connect a terminal to a modem. When computers are connected to computers without modems, one of the computers must be configured as a modem and the other as a terminal.

There are several levels of conformance that are appropriate for typical RS-232C interconnections. The bare minimum requirement is the two data lines and a ground. The full version of RS-232C requires 12 lines and accommodates automatic dialing, automatic answering, and synchronous transmission. A middle-of-the-road approach is illustrated in Figure B-1.

One set of handshaking signals frequently implemented are RTS and CTS. CTS is used in many systems to inhibit transmission until the signal is high. In the modem application, RTS is turned around and returned as CTS after 150 microseconds. RTS is programmable in some systems to work with the older type 202 modem (half duplex). CTS is used in some systems to provide flow control to avoid buffer overflow. This is not possible if modems are used. It is usually necessary to make CTS high by connecting it to RTS or to some source of +12 volts such as the resistors shown in Figure B-1. It is also frequently jumpered to an MC1488 gate which has its inputs grounded (the gate is provided for this purpose). Another signal used in many systems is DCD. The original purpose of this signal was to tell the system that the carrier tone from the distant modem was being received. This signal is frequently used by the software to display a message like CARRIER NOT PRESENT to help the user to diagnose failure to communicate. Obviously, if the system is designed properly to use this signal, and it is not connected to a modem, the signal must be provided by a pullup resistor or gate as described before (see Figure B- 1). Many modems expect a DTR high signal and issue a DSR. These signals are used by software to help prompt the operator about possible causes of trouble. The DTR signal is used sometimes to disconnect the phone circuit in preparation for another automatic call. It is necessary to provide these signals in order to talk to all possible modems (see Figure B-1.). Figure B-1 is a good minimum configuration that almost always works. If the CTS and DCD signals are not received from the modem, the jumpers can be moved to artificially provide the needed signal. A way that an RS-232C connector can be wired to enable a computer to connect to a basic terminal with only three wires is shown in Figure B-2. This is because most terminals have a DTR
signal that is $O N$, and that can be used to pullup the CTS, DCD, and DSR signals. Two of these connectors wired back-to-back can be used. It must be realized that all the handshaking has been bypassed and possible diagnostic messages do not occur. Also the Tx and Rx lines may have to be crossed since Tx from a terminal is outgoing but the Tx line on a modem is an incoming signal.


FIGURE B-1. Middle-of-the-Road RS-232C Configuration

Another subject that needs to be considered is the use of ground pins. There are two pins labeled GND. Pin 7 is the SIGNAL GROUND and must be connected to the distant device to complete the circuit. Pin 1 is the CHASSIS GROUND, but it must be used with care. The chassis is connected to the power ground through the green wire in the power cord and must be connected to the chassis to be in compliance with the electrical code. The problem is that when units are connected to different electrical outlets, there may be several volts difference in ground potential. If pin 1 of the devices are interconnected
with a cable, several amperes of current could result. This not only may be dangerous for the small wires in a typical cable, but could result in electrical noise that could cause errors. That is the reason that Figure B-1 shows no connection for pin l. Normally, pin 7 should only be connected to the CHASSIS GROUND at one point, and if several terminals are used with one computer, the logical place for that point is at the computer. The terminals should not have a connection between the logic ground return and the chassis.

RS-232C
CONNECTOR


FIGURE B-2. Minimum RS-232C Connection

## APPENDIX C - PROGRAMMABLE ARRY LOGIC

Programmable Array Logic (PAL) source code for the various devices on the MVMEO5O is listed in the following pages. In the upper left corner of each page is the PAL number (PAL16L8B), the device reference designation (U108), and the schematic sheet number (SHEET 6). The pages are arranged in sheet number order.

```
AM PROM
TBP28542 U38 SHEET 4
INPUTS DUTPUTS
\begin{tabular}{llllll} 
PIN & \begin{tabular}{llll} 
PROM \\
FUNCTION
\end{tabular} & SIGNAL & PIN & PROM & SIGNAL \\
1 & AO & AMO & 6 & Q1 & RRAM* \\
2 & A1 & AM1 & 7 & 02 & IOAM* \\
3 & A2 & AM2 & \(B\) & 03 & AM1E* \\
4 & A3 & AM3 & 9 & 04 & AM16* \\
5 & A4 & AM4 & 11 & 05 & EXTAM*
\end{tabular}
NC
NC
NC
```

```
The output RRAM* is used to quaiify the EPROM or RAM address decoding
```

The output RRAM* is used to quaiify the EPROM or RAM address decoding
on sheet S and 6 of the schematic
on sheet S and 6 of the schematic
The signal RRAM* will go true if:
The signal RRAM* will go true if:
LIACK* is HI (false) and an address modifier code of
LIACK* is HI (false) and an address modifier code of
O9,OA,OD,OE, 39,3A,3D,3E is true.
O9,OA,OD,OE, 39,3A,3D,3E is true.
The outout IOAM* is used to qualify the IO address decoding on sheet
The outout IOAM* is used to qualify the IO address decoding on sheet
4 of the schematic.
4 of the schematic.
The signal IOAM* uill go true if
The signal IOAM* uill go true if
LIACK* is HI (false) and an address modifer code of
LIACK* is HI (false) and an address modifer code of
2G, or 2D is true

```
    2G, or 2D is true
```

```
The outout AMLE* is used to enable EPROM quad one when a VME 120
board puts out the address modifier code of lE during its reset
vector fetch
The signal AMiE* will go true if
    LIACK* is HI (false) and an address modifer code of
    IE is true
The output AM16* is used to enable EPROM quad two when a VME 120
board puts out the address modifier code of 16 during its reset
vector fetch.
The signal AMi6* will go true if:
    LIACK* is HI (false) and an address modifer code of
    lo is true.
The output EXTAM* is used to enable the address decoding circuit
for the address lines A24 through AB1. If this signal is false.
these address lines are "dont cared".
The signal EXTAM* will go true if
    LIACK* is HI (false) and an address modifer code of
        OA,OB,OD,OE is true.
```



```
This is the I/O decoder for all the enables of the I/O functions.
Output
Signal Address Function
MPCC1 FFXXOO Chip enable for first serial port (MPCC)
MPCCE FFXX40 Chip enable for second serial port (MPCC)
PNTF FFXX80
LED FFXXAO
Chip enable for user display (urite only)
Chip enable for user readable switch (read only)
BIM1 FFXXCO Chip enable for first BIM (no dtack on even bytes)
BIM1 FFXXEO Chip enable for second BIM (ro dtack on even bytes)
TODSEL FFX100 Chip enable for time of day clock (no dtack on
even bytes)
The output IOSEL (low true) turns on the data bus buffers and will go true
if any I/D is selected
The output ACKID ilow true, starts the DTACK tining only for the 1/0
devices which cant generate a dtack. NDTE the BIMs and the time-of-day
circuit generate tieir num dtack signal
```

```
ADDRESS COMPARITOR VME-OSO 51AW4644BO1 97D3
82S153
U1% U15 SHEETS 5 % 6 15 MAR 星
The following list of signals is the pin definition for this PAL. The
first signal is for pin 1 and the next is for pin 2etc
The/before a signal means low true signal
LA1 LA1O LA15 LA14 J4 J3 N2 J1 /DUTEG GND
/LSIZES SIZES SZO SZ1 SZ2 NC1G NC17 NC18 NC19 VCC
The following list is the output equations for each output in human
readable form. The last listing lists the fuse numbers for programming
a part
The / before a signal means FALSE
The + means OR
```

IF (VCC) OUTEG

| ＝ 1 LOW TRUE |  |  |  |  |  |  | $\begin{array}{r} \text { AND } \\ 00 \end{array}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | ＊ 52 | ＊／S1 | ＊ 50 |  |
| ＋ |  |  |  | ＊ 52 | ＊／S1 | ＊／50 | 01 |
| ＋LA17＊J4 |  |  |  | ＊／52 | ＊S1 | ＊SO | 02 |
| ＋LLA17＊／J4 |  |  |  | ＊／52 | ＊ 51 | ＊SO | 03 |
| ＋LA17＊LA16＊J4 | ＊J3 |  |  | ＊／52 | ＊S1 | ＊／50 | 04 |
| ＊LLA17＊LA16＊／．J4 | ＊J3 |  |  | ＊／52 | ＊ 51 | ＊／50 | 05 |
| ＊LA17＊／LA16＊J4 | ＊／J3 |  |  | ＊／52 | ＊ 51 | ＊／50 | 06 |
| ＋／LA17＊／LA16＊／J4 | ＊／J3 |  |  | ＊／52 | ＊ 51 | ＊／50 | 07 |
| ＋LA17＊LA16＊L．A15＊J4 | －$J 3$ | ＊J2 |  | ＊／52 | ＊／51 | ＊ 50 | 08 |
| ＋LA17＊LA16＊／LA15＊ل4 | ＊ 53 | ＊／J2 |  | ＊／S2 | ＊／S1 | ＊ 50 | 09 |
| ＊LA17＊／LA16＊LA15＊J4 | ＊／J3 | ＊J2 |  | ＊／52 | ＊／51 | － 50 | 10 |
| ＋LA17＊／LA16＊／LA15＊J4 | ＊／J3 | ＊／J2 |  | ＊／52 | ＊／51 | ＊S0 | 11 |
| ＊／LA17＊LA16＊LA15＊／J4 | ＊$\checkmark 3$ | ＊J2 |  | ＊／52 | ＊／S1 | ＊S0 | 12 |
| ＊LLA17＊LA16＊／LA15＊／J4 | ＊ 53 | ＊／J2 |  | ＊／S2 | ＊／51 | ＊So | 13 |
| ＋LLA17＊／LA16＊LA15＊／．14 | ＊／J3 | ＊J2 |  | ＊／52 | ＊／S1 | ＊S0 | 14 |
| ＋／LA17＊／LA16＊／LA15＊／J4 | ＊／V3 | ＊／J2 |  | ＊／52 | ＊／SI | ＊ 50 | 15 |
| ＋LA17＊LA16＊LA15＊LA14＊J4 | ＊J3 | ＊J2 | ＊ل1 | ＊／52 | ＊／S1 | ＊／50 | 16 |
| ＋LA：7＊LA16＊LA15＊／LA14＊J4 | －$\sqrt{3}$ | ＊J2 | ＊／」1 | ＊／52 | ＊／S1 | ＊／50 | 17 |
| ＋LA17＊LA16＊／LA15＊LA14＊J4 | ＊$\sqrt{ } 3$ | ＊／Jこ | ＊J1 | ＊／52 | ＊／S1 | ＊／50 | 19 |
| ＋LA17＊LA16＊／LA15＊／LA14＊J4 | ＊$\sqrt{ } 3$ | ＊／J2 | ＊／J1 | ＊／52 | ＊／51 | ＊／50 | 19 |
| ＋LA17＊／LA16＊LA15＊LA14＊J4 | ＊／J3 | ＊J2 | ＊J1 | ＊／52 | ＊／51 | ＊／50 | 20 |
| ＋LA17＊／LA16＊LA15＊／LA14＊J4 | ＊／J3 | ＊J2 | ＊／J1 | ＊／52 | ＊／S1 | ＊／50 | 21 |
| ＋LA17＊／LA16＊／LA15＊LA14＊J4 | ＊／J3 | ＊／J2 | ＊J1 | ＊／52 | ＊／51 | ＊／50 | 22 |
| ＊LA17＊／LA16＊／L．A15＊／LA14＊J4 | ＊／J3 | ＊／J2 | ＊／J1 | ＊／52 | ＊／51 | ＊／50 | 23 |
| ＋／LA17＊LA16＊LA15＊LA14＊／J4 | ＊ 33 | ＊ J 2 | ＊J1 | ＊／52 | ＊／51 | ＊／SO | 24 |
| ＋／LA17＊LA16＊LA15＊／LA14＊／J4 | ＊$\sqrt{3}$ | ＊J2 | ＊／」1 | ＊／52 | ＊／S1 | ＊／50 | 25 |
| ＋／LA17＊L．A16＊／LA15＊LA14＊／J4 | ＊J3 | ＊／J2 | ＊J1 | ＊／52 | ＊／51 | ＊／50 | 26 |
| ＊LLA17＊LA16＊／LA15＊／LA14＊／J4 | ＊ 13 | ＊／J2 | ＊／J1 | ＊／52 | ＊／51 | ＊／50 | 27 |
| ＋LA17＊／LA16＊LA15＊LA14＊／J4 | ＊／J3 | ＊ل2 | ＊J1 | ＊／52 | ＊／51 | ＊／50 | 28 |
| ＋／LA17＊／LA16＊LA15＊／LA14＊／J4 | ＊／J3 | ＊J2 | ＊／J1 | ＊／52 | ＊／S1 | ＊／50 | 29 |
| ＋LLA17＊／LA16＊／LA15＊LA14＊／．14 | ＊／v3 | ＊／J2 | ＊J1 | ＊／52 | ＊／S1 | ＊／50 | 30 |
| ＊／LA17＊／LA16＊／LA15＊／LA14＊／J4 | ＊／ل3 | ＊／J2 | ＊／J1 | ＊／52 | ＊／51 | ＊／50 | 31 |

```
IF iVCC; SIZE5 = S2 */S1 *SO
    HIGH TRUE
IF (VCC; LSIZES = Se */SI *SO
    LOW TRUE
This PAL is a programmable comparitor simular to the function of the
T4LSE&a's execpt that the three size inputs are used to determine
how many of the address lines and jumpers to compare. If the size is
zero, (all three size inputs low) the logic level of all of the address
limes LAl? through LAl4 must match the jumper levels J4 through Jl for the
output DUTEG to go true (low). There are sixteen possible combinations
that the match may occur for size zero. If the size is set to one, the
address inme LAl4 and the jumper J4 are dont cared so there are eight
possible combinations that may match and assert the output OUTEG. For
size two, the address iines LAlA amd LAls and jumpers Ji and J. are dant
cared, and four possioige combinations for a match. Size three will have
address lines LA14, LA15, LA1t and jumpers J1, J2, J3 dont cared, and
two possible combinations for a match. Size four has all the address
lines and all the jumper inputs dont cared and the signal OUTEQ is held
true. Size five also has the signal OOTEQ held true and the signal
SIZES wild be true (high) and the signal LSIZES will also te true (low).
```

```
FAL2OLB
U39 VME-050 51AW4697E03 FB8C
RAK / ROM CHIP SELECT PAL FOR VME-050 SHEET 7 O1 JUNE 84
/ROMEN2 /ROMEN1 /BDSO LAO1 ROMA /BDS1 /LLWORD /AMJE /AM1G NC /STB GND
/RAMEN2 /RAMEN1 /CS8/CS7/CSG/CSS/CS4/CS3/CSE/CS1 RAMA VCC
IF (VCC) CS1 = STB*ROMEN2*ROMA*LAO1*BDSO*/LLWORD,DO - D7
    * STB*ROMEN2*ROMA*LLWORD
    * STE*RAMEN1*/RAMA*LAOI*BDSO*/LLWORD
    * STB*RAMEN1*/RAMA*LLWORD
    * STE*AM16*/ROMA*LAO1*BDSO*/LLWORD
    * STB*AM&G*/ROMA*LLWDRD
IF (VCC) CS2 = STB*ROMEN2*ROMA*LAO1*BDS1*/LLWORD ;DG - D15
    + STB*ROMENE*ROMA*LLWORD
    + STB*RAMEN1*/RAMA*LAO{*BDS:*/LLWORD
    + STB*RAMEN1*/RAMA*LLWORD
    + STB*AM16*/ROMA*LAO1*BDS1*/LLWGRD
    + STB*AM16*/ROMA*LLWORD
IF (VCC) CS3 = STB*ROMENE*ROMA*/LAO1*BDSO*/LLWORD ; D1G - D23
    + STB*ROMENE*ROMA*LLWORD
    + STB*RAMEN1*/RAMA*/LAO1*BDSO*/LLWORD
    + STB*RAMEN1*/RAMA*LLWORD
    * STB*AM16*/ROMA*/LAO1*BDSO*/LLWORD
    + STB*AM16*/ROMA*LLWORI
iF (VCC) CS4 = STB*ROMEN2*ROMA*/LAO1*BDSI*/LLWORD ; D24 - D31
    + STB*ROMEN2*ROMA*LLWOF:D
    * STE*RAMEN1*/RAMA*/LA.1*BDS1*iLLWORD
    + STB*RAMEN1*/RAMA*LLWCRD
    * STB*AM16*/ROMA*/LAO1*BDS1*/LLWORD
    * STE*AMIG*/ROMA*LLWORD
IF (VEC) CSS = STB*ROMEN1*/ROIMA*LAO1*BDSO*/LLWORD ;DO - DT
    * STB*ROMEN1*/ROMA*LLWORD
    * STB*RAMENE*RAMA*LAO1*BDSO*/LLWORD
    * STB*RAMEN2*RAMA*LLWORD
    + STB*AM1E*/ROMA*LAO1*BDSO*/LLWORD
    + STG*AM1E*/ROMA*LLLWORD
IF (UCC) CSG = STB*ROMEN1*/ROMA*LAO1*BDS1*/LLWORD ; DG - D15
    * STB*ROMEN1*/ROMA*LLWORD
    * STB*RAMEN2*RAMA*LAO1*BDS1*/LLLWORD
    + STB*RAMEN2*RAMA*LLWORD
    * STB*AM1E*/ROMA*LAO1*BDS1*/LLWORD
    + STB*AM1E*/ROMA*LLWORD
IF (VCC) CS7 = STB*ROMEN1*/ROIAA*/LAO1*BDSO*/LLWORD ; D16 - D23
    * STB*ROMEN1*/ROMA*LLWORD
    * STB*FAMEN2*RAMA*/LAO1*SDSO*/LLWDRD
    + STB*RAMEN2*RAMA*LLWORD
    + STB*AM1E*/ROMA*/LAO1*BDSO*/LLWORD
    * STB*AM1E*/ROMA*LLWORD
```

IF (VCC) CSB = STB*RDMEN1*/ROMA*/LAO1*BDS1*/LLWORD:D24-D31

- 5TB*ROMEN1*/ROMA*LLWORD
+ STB*RAMEN2*RAMA*/LAOI*BDS1*/LLWORD
+ STB*RAMEN2*RAMA*LLWORD
+ STB*AM1E*/ROMA*/LAO1*BDS1*/LLWORD
+ STB*AMIE*/ROMA*LLWORD


|  | ROM QUAD 2 |  |  | ROM GUAD 1 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | RAM GUAD 1 |  |  | RAM QUAD |  | 2 |  |
| ; |  |  |  |  |  |  |  |
| ; | XU33 |  | xU25 | XU16 |  |  | XU8 |
| ; | D8-D15 |  | D0-D7 | D8-D15 | . |  | DO-D7 |
| ! | CSE* |  | CS1* | CS6* | . |  | CS5* |
| , |  |  |  |  | . |  |  |
| 1 | . . . |  | - . | - . . |  |  | - . |
| ! |  |  |  |  | - |  |  |
| ! | xu3t |  | $\times 1528$ | $\times 119$ | . |  | XU1 1 |
| , | D24-D31 |  | 216-D23 | D24-031 | . |  | D16-D23 |
| ; | CS4* |  | -53* | CS8* |  |  | CS7* |
| ! |  |  |  |  | . |  |  |

The imeans low true in the pin definitions

In the output equations

The * means AND

The $/$ means FALSE
The + means OR

```
PALIOLE
U13 VME 050 51AW42g1BI2 46EE
FQUR LEVEL UME BUS ARBITGF SHEET 11 5 MAR }8
PSBRO PSBR1 PSBR2 PSGR3 NSGRO NSER1 NSBR2 NSBR3 LOW GND
/DGP /GP /BBSY /RESET /CLR /BGJDUT /BGEDUT IBG1OUT /BGOOUT VCC
IF (DGP) BG3DUT = PSERJ
IF iDGP) BGCOUT = /PSBF3#PSBR2
IF (DGF) EG1OUT = /PSBR3*/PSBR2*PSBR1
IF {DGF; BGOOUT = /PSBF3*iPSBR2*/PSBRI*PSERO
IF iVCC; CLR = RESET
    + NSBR3*/PSBR3*BBSY
    +/PSER3*NSGR2*/PSBR2*BBSY
    + /PSBR3*/PSBR2*NSBR1*/PSBR1*BBSY
    +/PSBR3*/PSBR2*/PSBR1*NSBRO*/PSBRO*BBSY
IF IVCC, GP = /RESET*/BESY*NSER3
    + /RESET*/BBSY*NSBR2
    + /RESET*/BBSY*NSBR1
    * /RESET*/BESY*NSBRO
DESCFIFTION: UME OSO FDUF LEVEL BUS ARBITOR PAL
    The BUS GRANT QUT'S are priortised so that grant J has the hightest
    prjotity BGGOUT* will be assarted if PSBRO is true and DLYGNTPND* is
    true BG2OUT* wild be asserteo if PSBR2 is true and PSBRZ is false and
    DLYGNTPND* is true. BGIDUT* will be asserted if PSBRI is true and PSBR2
    is false and PSBR3 is false and DLYGNTPND* is true. BGOOUT will be asserted
    if PGBRO is true and PSBR1 is false and PSBR2 is false and PSBRZ is false
    and DLYGNTPND* is true.
    BUSCLR* will be asserted if BSYSRST* is asserted or if the next state of
    BR3 (NSBR3j is true and the present state of BRJ (PSBR3) is false and
    EBSY is true ( this means the bus is still busy by the current bus master)
    likewise for the other leveis
    Grant pending ( GNTPEND* ) is asserted when BSYSRST* is false and BBSY*
    is false and there is a bus request pending. note normally BBSY*
will be the last signal of this term to cause the output to true.
The, means low true in the pin definitions
In the cutput equasions
    The * means AND
    The / means FALSE
```

```
P4L1कL?
V5O SHEET 11 VME O50 15 AUG g4 S1AW4BO4B03 B6EE
NEW SEPIAL CLOCK % TIMEDUT CLOCK GENERATOR
FFSA /FSB/PSC/PSD/PSE/ROM2 /A1E IA1G /STB GND
FOM1 imOMOE /NC13,NSE SEA/NSD/NSC/NSB/NSA VOC
iF \therefore\therefore NSE = FSE*/FSC
    * FSE*/FSE*/FSA
    + FSE*,PSEかFSE
    + FSE*PSE* ESA
    + PSEFPSD&,PGG
    * 1PSE*PSD*FS:*PSB*PSA
IF (VG, NSD = PSL#/PSC
    + FSO*P會#/FSA
    + PSD*/PSL
    + ;PSD*PSC*PSG*PSA
```



```
    + F5C*PSए*:FらA
    + PSC*/PSB*/FSA
    + /PSE*PSC*/PEL
    + PSLHPSO*PO:
:=NG:NSR = /PSC*/PSE% :A
    + PSE*:PSA
    + /PSE*PSC*,:#*PSA
    + PSL*PSC*/F}.\therefore*PS
#: NEA = PSA
\thereforeF:\because\therefore SC=/PSE*/PSD*PEC*PSE*/PSA
    + /PSE*PSD*/PSC#PSE*/HSA
    + PSE*/PSD*/FSC*/FSB*PSA
    * PSE*/PSD*PSC*/PSB*PSA
IF . GOOMOE = ROM1*STB
    + ROME*STG
    * A1E#STE
    + A16*STH
OE:FRTION SERIAL CLOCK FAL FOR UME O5O E-I-3-1 SEGUENEE
```

```
PRINTER
82S153 19 MAR 83
U 73 UME050 51AW4644B03 DO5O
The following list of signals is the pin defination for this PAL. The
first signal is for pin l and the next is for pin 2 etc.
The / before a signal means low true signal.
BDO3 /PNTR3 /PNTR7 /RESET /WRITE /PACK /FAILSN /SFAIL AO1 GND
/SWB /LEDBI FFLED FFPS FFIP BDO7 PNTACK PSTB /INPRIM VCC
The following list is the output equations for each output in human
readable form. The last listing lists the fuse numbers for programming
a part.
The / before a signal means FALSE.
The + means OR
The * means AND
IF (UCC) FFLED = FFLED RESET WRITE
    hi true
                            +/A01 FFLED RESET
                            + FFLED FAILSN RESET
                            + AO1 /BDO3 /WRITE /FAILSN
IF (VCC) LEDBI = AO1 LEDBI RESET /WRITE/FAILSN
        hi true
            + /SWB
            + FFLED RESET WRITE
            + /A01 FFLED RESET
            + FFLED RESET FAILSN
The above terms make a D type flip-flop. See diagram.
IF (/AO1 WRITE/FAILSN) 8DO7 = SFAIL
                        HI TRUE
These are the terms to read the status of SYSFAIL* on the UMEbus.
IF (UCC) /PNTACK= /PNTACK /ACK
        LOW TRUE
            + /PNTR3 WRITE
            + /RESET
The above terms make a set-reset type flip-flop.
```

```
IF (VCC)/FFPS = /FFPS PNTR3
    IOW TRUE
        + /FFPS WRITE
        + /RESET
        + BDȮ3 /PNTR3 /WRITE
IF (VCC) /PSTB = /PSTB /PNTR3 /WRITE
    + /FFPS WRITE
    + /RESET
    + /FFPS PNTR3
The above terms make a D type flip-flop with the D input tied high.
IF (VCC) /FFIP = /FFIP PNTR7
        LOW TRUE + /FFIP WRITE
        + /reset
        + BDO3 /PNTR7 /WRITE
IF (VCC) /INP = /INP /PNTR7 /WRITE
    LOW TRUE
        + /FFIP WRITE
        + /RESET
        + /FFIP PNTR7
The above terms make a D type flip-flop.
```


## INDEX

A
Allowable EPROM and RAM Memory Devices, 2-12
AMIE Enable Select Quad 2, AM16 Enable Select Quad l Header J12, 2-10 assert, 1-4 asterisk (*), l-4

## B

Battery Backup, 4-9
Baud Rate Divider Registers, 4-5
BIM, 4-3
BIM register model, 4-9
BLOCK DIAGRAM DESCRIPTION, 4-1
BRDR1, 4-5
BRDR2, 4-5
Bus Arbiter, 4-9
Bus Interrupter Module, 4-3
Bus Time-Out Generator, 4-10
Bus Time-Out Select Header J4, 2-30

C
Centronics Parallel Printer Port, 4-7
Clock Damping Shorting Select Headers J5, J6, 2-30
configuration options, 2-4
Connector P1 Interconnect Signals, 5-1
Connector P2 Interconnect Signals, 5-6
CONTROLS AND INDICATORS, 3-1

## D

Display Blanking Enable Select Header J25, 2-34

E

EPROM Access Time Select Header J27, 2-9
EPROM Base Address Select Header J1, J2, 2-4
EPROM Quad Enable Select Header J13, 2-8
EPROM Size Select Header J8, 2-7
EPROM/RAM Configuration Select Headers J3, J11, J16-J19, 2-11
EPROM/RAM Sockets, 4-3

```
    F
FAIL Indicator, 3-1
FEATURES, 1-1
Front Panel Indicators, 4-11
```


## G

GENERAL DESCRIPTION, 1-3, 4-1
Global Interrupter, 4-8

## H

HARDWARE PREPARATION, 2-1
Header Jl, J2, 2-4
Header J12, 2-10
Header J13, 2-8
Header J14, 2-8
Header J15, 2-7
Header J20, 2-31
Header J21, 2-32
Header J22, 2-33
Header J23, 2-33
Header J24, 2-33
Header J25, 2-34
Header J26, 2-9
Header J27, 2-9
Header J28, 2-34
Header J29, 2-34
Header J4, 2-30
Header J7, 2-31
Header J8, 2-7
Header J9, J10, 2-6
Headers J3,J11, J16-J19, 2-11
Headers J5, J6, 2-30
hexadecimal, 1-4

I
I/O Base Address Select Header (512 Byte Boundaries) J20, 2-31
I/O MEMORY MAP, 3-2
INSTALLATION INSTRUCTIONS, 2-35
INTERCONNECT SIGNALS, 5-1
Internal/External Transmit Clock Serial Port 1 Select Header J23, 2-33
Internal/External Transmit Clock Serial Port 2 Select Header J24, 2-33

IN-2

## M

```
MANUAL TERMINOLOGY, 1-3
Module Installation, 2-35
MPCC, 4-3
MPCC registers, 4-5
Multi-Protocol Communications Controllers, 4-3
MVMEO5O Block Diagram, 4-13
MVME050 Module Option Locations, 2-3
MVMEO5O Parts Location, 5-15
MVME050 Schematic Diagram, 5-19
```


## N

negate, 1-4

## P

PARTS LIST, 5-9
port 1,2 addresses and reset values, 4-5
Power-Up Reset, 4-10
Printer Acknowledge Level Select Header J29, 2-34

## R

RAM Access Time Select Header J26, 2-9
RAM and EPROM devices, 2-12
RAM Base Address Select Header J9, J10, 2-6
RAM Quad Enable Select Header J14, 2-8
RAM Size Select Header Jl5, 2-7
RELATED DOCUMENTATION, 1-3
RESET Switch, 3-1, 4-10
RESET Switch Disable Select Header J28, 2-34
RS-232C interconnections, B-1
RUN Indicator, 3-1

## S

SCHEMATIC DIAGRAM, 5-17
Serial Bus Clock Generator, 4-10
Serial Ports, 4-3
SPECIFICATIONS, 1-1
Standard Baud Selection, 4-6
status display indicator, 3-1
Supported Cycle Types, 4-11
SYSFAIL Register, 4-8
System Clock Generator, 4-9
System Controller Select Header 37, 2-31
System Fail (SYSFAIL) or GND Select for Interrupt Source Header J22, 2-33

INDEX

## $T$

Time-of-Day Address Map, 4-2
Time-of-Day Clock, 4-2
TIME-OF-DAY CLOCK COMPENSATION, A-1
Time-of-Day Clock Power Select and Battery Charge Header J21, 2-32

## U

User 8-Section Software-Readable Switch, 3-2
User Display, 4-10
User Display Blanking Register, 4-8
User Status Display, 3-1

V
VMEbus base address, 4-3
VMEbus Interface, 4-10
VMEmodule Chassis Backplane Daisy-Chained Headers, 2-36

Microcomputer Division<br>2900 South Diablo Way<br>Tempe, Arizona 85282<br>P.O. Box 2953<br>Phoenix, Arizona 85062

Motorola is an Equal Employment
Opportunity/Affirmative Action Employer

Motorola and are registered trademarks of Motorola, Inc.

