## JADE COMPUTER PRODUCTS

> THE BIG -Z

Z-80 MICRO PROCESSOR BOARD

## THE BIG-Z

SECTION PAGE
I. Features ..... 2
II. Board Assembly ..... 2
Parts List ..... 2
III Options ..... 2
A. 2 MHz operation .....  2
B. 4 MHz operation ..... 2
C. On board EPROM ..... 3
D. No EPROM and no power-on jump ..... 3
E. Power-on jump ..... 3
F. EPROM wait state ..... 3
G. USART option ..... 3
H. Shadow EPROM option ..... 3
Table III-1
2704/2708 EPROM address select ..... 4
Table III-2
2716/2516 EPROM address select ..... 6
Table III-3
2732 EPROM address select ..... 7
Table III-4
USART address select ..... 8
IV. Circuit Description ..... 10

## 1. FEATURES

On board $2704 / 2708 / 2716 / 2532$ EPROM can be addressed on any $1 \mathrm{~K}, 2 \mathrm{~K}$, or 4 K -Power-on jump directly to on-board EPROM.- Optional wait state for on-board EPROM. On-board EPROM may be used in shadow mode (access only after power-on or reset). Allows full 64 K RAM memory to be used.

Automatic MEM WRITE generation if front panel is not used. Disabled if front panel is connected.■ DMA Capability 2 or 4 MHz operations Latched data output bus provides additional data hold time for reliable operation with all device types.. Straight-through address and data paths provide improved read access times for $\mathrm{I} / \mathrm{O}$ and memory devices. -On-board USART for sychronous or asynchronous RS232 operation.

Baud rate generator provides all standard baud rates. $■$ USART can be assigned to any group of four I/O addresses (only two are used)a Reverse channel capability on USART allows use with buffered peripherals or devices with "not-ready" indication.
II. Board Assembly

1) Install chip sockets at U4, U5, U6, U7, U8, U10, U14, U15, U17, U18, U20, U21, U22, U25, U16, U26, U27, U28, U29, U30, U32, U35, U36, U37, U38, U39, U40, and U41.
2) Install 1.5 uf capacitor at $\mathrm{Cl} 6 . /$

3) Install 7805/LM340T5 Regulator at VR4.ل
4) Install 100 uf capacitor at C22.
5) Install 100 pf capacitor at C 24 .
6) Install 10 pf capacitor at C23.
7) Install 330 resistor at R 5 .
8) Install 1 K resistor at R 4 .
9) Install 2.7 K resistor at $\mathrm{R}^{2}$.
10) Install 4.7 K resistors at R1, R7, R8. R9, and R3.
11) Install crystal at $Y 1$ ( 18 MHz or $3(2 \mathrm{MHz}$ ).
12) Install IC's and resistor modules in locations shown in parts list.
III. Options
A. 2 MHz operation

Install:

1) 18 MHz crystal at Y 1
2) Jumper from $U$ to $S$.

## B. 4 MHz operation Install: <br> 136 MHz crystal at $\mathbb{Y}$ <br> 2) Nuh coil at $K 1$ <br> 20 pf cap 4 C 25 1. if cap at C86 <br> 3) Jumper from $\mathbb{Q}$ to $T$.

## C. On board EPROM: Install: <br> 8 position switch module at U33. <br> 24 pin chip socket at U13. <br> 16 pin chip socket at U34 <br> 8131 IC at U34. <br> 2704/2708/2716/2516/i

## $2704 / 2708$ EPROM

1) Install 7905 regulator at VR1.

Install 7812 regulator at VR3 (used for USART also).
2) Install 1.5 uf capacitors at $\mathrm{C} 19, \mathrm{C} 18$, and C 17 .

Install . 1 uf capacitors at C13, C15, and C12.
3) Set switch 7 on U 33 to off.

Set switch 8 on U33 to on.
4) Select EPROM address from table III-1 and set switches on U33 as shown.
5) Install jumper from $B$ to $C$

## TMS 2716 EPROM

1) Install 7905 regulator at VR1.

Install 7812 regulator at VR3, (used for USART also)
2). Install 1.5 uf capacitors at C19, C18, and C17.

Install .1 uf capajcitors at C13, C15, and C12.
3) Install jumpers:

A to C
D to B
4) Set switch 1 and 7 on U33 to on. Set switch 8 on U33 to off.
5) Select EPROM Address from table III-2 and set switches on U33 as shown.

INTEL 2716/TMS 2516 EPROM

1) Cut etch $L$ to $E$.

Cut etch F to M .
2) Install jumper from $D$ to $M$.

Install jumper from $C$ to $B$.
Install jumper from I to A.
3) Set Switch 1 and 7 on U33 to on.

Set switch 8 on U33 to off.
4) Select EPROM address from table III-2 and set switches on U33 as shown. Install jumper from +5 to E .

INTEL 2732/TMS 2532 EPROM

1) Cut etch $L$ to $E$.

Cut etch F to M .
Cut etch G to H .
2) Install jumper from $D$ to $M$.

Install jumper from $C$ to $B$.
Install jumper from $G$ to $E$.
Install jumper from H to I .
3) Set switch 5, 6, and 7 on U33 to on.

Set Switch 8 on U33 to off.
4) Select EPROM address from table III-3 and set switches on U33 as shown. Install jumper from A to $I$.
5) MI wait state:set switch 7 on U23 to off. Install jumper from R to $P$, and change USART option to H .
D. No EPROM and no power-on jump:

Set swich 7 and 8 on U23 to off.
E. Power-on jump:

Note: An EPROM must be on the board to use the power-on jump option.
Set switch 8 on U23 (if installed) to on.
Jumper U23 pin 8 to 9 if switch not installed.
F. EPROM wait state:

Note: An EPROM must be on the board to use this option.
Set switch 7 on U23 (if installed) to on.
NO-Jumper U23 pin 7 to 10 if switch not installed.
G. USART op on:

1) Install:

28 pin socket at U3
24 pin socket at U2
16 pin socket at U24
14 pin sockets at U9 and U12
8 position dip switch at U1 and U23
8251A IC at U3
MC14411 IC at U2
8131 IC at U24
1489 IC al U9
1488 IC at U12
1.8432 MHz crystal at Y2

22 Meg resistor at R6
7912 regulator at VR2
7812 regulator at VR3, (used for EPROM also)
1.5 uf capacitors at C20, C21, and C17
.1 uf capacitors at C14, C15, and C13.
2) Set orit switch on U1 to desired baud rate, (silk screened next to U1 switches) and set all other switches on U1 to off.
3) Select desired I/O port address from table III 4 and set-switches on U23 as shown.
IV. Circuit Description

The Z-80 address bus is driven to the S100 bus by U35, U36 and a portion U25. The ADDSB signal on pin 22 will tri-state the address bus for DMA or maintenance functions when driven low.

The S100 DI (data in) bus is provided to the Z-80 during read memory or I/O input cycles by U38 and a portion of U29. The DI bus receivers are disabled when a write memory or $\mathrm{I} / \mathrm{O}$ output cycle is performed. They are also disabled by the following conditions:

1) SSWDSB low at pin 53.
2) RUN and SS low at pins 71 and 21.
3) EPROM selected during memory read operation.
4) USART selected during $I / O$ operation.
5) Power-on jump enabled and Power-on latch (2 sectins of U10) is set.

The Z-80 data bus is provided to the S 100 data out (DO) bus for memory write or $\mathrm{I} / \mathrm{O}$ output cycles by U37 and part of U25. The DODSB signal on pin 23 will tri-state the data out bus for DMA or maintenance functions when driven low.

The Z-80 clock and reset signals are generated by U21. The crystal and tank circuit used allow operation at 2 or 4 MHz . When the RESET signal on pin 75 is driven low, U21 provides a reset signal to the $\mathrm{Z}-80$ and the power-on jump latch if used. This signal is provided to the S 100 bus as POC at pin 99 . Pin 75 is held low mementarily during powerup due to the time it takes to charge C22. 01 and 02 signals are provided to the S 100 bus on pins 24 and 25 . The S 100 bus 2 MHz CLOCK signal on pin 49 is derived from 02 directly for 2 MHz operation and is divided down by $U 21$ for 4 MHz operation.

The Z-80 WAIT signal is activated by the following conditions:

1) XRDY on pin 3 going low.
2) PRDY on pin 72 going low.
3) First 02 clock cycle after EPROM is selected when EPROM wait state is enabled, (U20).

EPROM wait state is enabled, (U20). PWAIT on pin 27 will go high to indicate when the Z-80 wait signal is enabled.

The following S 100 signals are derived form the Z-80 RD, WR, IORQ, MRQ, M1, and RFSH signals:

1) SOUT + WR and IORQ (output to I/O port).
2) $\operatorname{SINP}+R D$ and IORQ (input from $I / O$ port).
3) $S M E M R+R D$ and $M R Q$ (read memory).
4) MWRT + WR and MRQ (write memory).
5) $\mathrm{PWR}+\mathrm{WR}$ and MRQ (processor is outputing data).
6) INTA + Ml and IORQQ (interrupt acknowledge).
7) PDBIN + RD or INTA (processor inputing data).
8) $\mathrm{RFSH}+\mathrm{RFSH}$ (refresh access request).
9) $M R Q+M R Q$ (memory access request).
10) SM1 + M1 (processor fetching instruction op code).
11) SWO + RD and INTA (processor not inputing data). This signal is used as an early indication that a write operation will take place.
12) PSYNC + IORQ or MRQ and RFSH (valid memory or I/O access). The PSYNC signal is only high during the first part of a memory or $I / O$ cycle due to multi U5. This signal is provided for S 100 bus devices that look at status information during the first portion of a cycle as per 8080 device conventions. SINP, SMEMR, and SWO are latched by PSYNC on U40 before being placed on the S100 bus to make look like 8080 status signals.

The STADSB signal on pin 18 will tri-state the SOUT, SINP, SMEMR, SWO, and SM1 signals when it is driven low. The CCDSB signal on pin 19 will tri-state the PDBIN, INTA, PSYNC, nd PWR signals when it is driven low. When a front panel is not used, the RUN signal from the processor board. When a front panel makes RUN low, the MWQRT signal is tri-stated to allow the front panel circuitry to perform writes to memory with its own MWRT signal.

The Z-80 BUSRQ signal is activated when the PHOLD signal on pin 74 is driven low. The Z-80 tri-states its data and address busses and generates BUSAK low in response to BUSRQ. BUSAK is provided to the S 100 bus as HLDA on pin 26 to acknowledge that the processor is in a "hold" condition. HLTA is provided as HLTA on pin 48 whenever the Z-1 80 is executing a halt instruction.

The INT signal on pin 73 will cause the Z-80 maskable interrupt request to become active when driven low.

The EPROM (U13) is selected by the power-on jump latch ( 2 sections of U10) after it is set by the reset signal. The address bus is compared to switch settings of U33 by comparator U34. When the selected address range is detected the power-on latch is reset by the comparator output. The comparator output will also select the EPROM when the shadow EPROM option is not installed. The EPROM is accessed only when memory is requested.

The lower portion of the address bus is compared to the switch settings of U23 by comparator $U 24$. When the selected address range is detected during an $I / O$ operation, the USART (U3) is enabled. The USART derives its transmit and receive clock from the baud rate generator U2. The desired clock rate is selected by switch module U1. All the clocks are 16 times the baud rate indicated. The USART should be programmed for 16 X clocks. Refer to vendor data for detailed programming information on the 8251. Appendix $A$ is enclosed for your reference. The transmit data (TXD), receive data (RXD), and reverse channel (RVC) signals are provided at connector socket U19.

| PACK \#1 |  |
| :--- | :--- |
| 1 | Z-80 CPU |
| 1 | 8224 |
| 1 | 18 MHz Crystal |
| PACK \#2 |  |
| 1 | Z80A CPU |
| 1 | $8224-4$ |
| 1 | 36 MHz Crystal |
| 1 | 20 pf Disc Cap |
| 1 | 1 Uh Coil |
| PACK \#3 |  |
| 2 | 7400 |
| 1 | 7402 |
| 3 | 7404 |
| 2 | 7408 |
| 1 | 7410 |
| 1 | 7432 |
| 1 | 7474 |
| 3 | 7475 |
| 1 | 74121 |
| 9 | $74367 / 8097 / 8 T 97$ |
| 2 | DM8131 |
| 1 | 8251 |
| 1 | MC14411 |
| 1 | 1488 |
| 1 | 1489 |
| 1 | LM320T-5/7905 |
| 1 | LM320T-12/7912 |
| 1 | LM340T-5/7805 |
| 1 | LM340T-12/7812 |
| 3 | 8 Postion Dip Switch |

PACK \#1 .
1 Z-80 CPU
I 8224
1 18_MHz Crystal
PACK \#2
1 Z80A CPU
1 8224-4
136 MHz Crystal
1 20pf Disc Cap
1 lUh Coil

PACK \#3
27400
17402
37404
27408
17410
17432
17474
37475
174121
9 74367/8097/8T97
2 DM8131
18251
1 MCl 4411
1488
11489
1 'LM320T-5/7905
1 LM320T-12/7912
1 LM340T-5/7805
38 Postion Dip Switch

PACK \#4
1330 ohm $1 / 4$ W 5\%
$1 \quad 1 \mathrm{~K}$
12.7 K

5 4.7K
$122 \mathrm{meg} . / 20 \mathrm{meg}$.
24.7 K 16 pin 15 res. Resistor Pack

16 .lmf Disc
6 1.5/1.8mf Disc
1 10pf Disc
1 100pf Disc
1 100mf 25 V Axial Electrolytic

## PACK \#5

1714 pin Lo Pro Sockets
1216 pin Lo Pro Sockets
224 pin Lo Pro Sockets
140 Pin Lo Pro Sockets

PACK \#6
1373 Heatsink
4 6-32 Hex Nut
4 6-32 x 3/8" Screw
4 6-32 Lockwasher

Table III-1 $2704 / 2708$ EPROM Address Select (U33)

| Address Range | $\begin{aligned} & \text { SW1 } \\ & \text { A } 15 \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { SW2 } \\ & \text { A } 14 \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { SW3 } \\ & \text { A13 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { SW4 } \\ & \text { A } 12 \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { SW5 } \\ & \text { A11 } \\ & \hline \end{aligned}$ | $\begin{array}{r} \text { SW6 } \\ \text { A } 10 \\ \hline \end{array}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0000-03FF | X | X | X | X | X | X |
| 0400-07FF | X | X | X | X | X |  |
| 0800-0BFF | X | X | X | X |  | X |
| 0COO-OFFF | X | X | X | X |  |  |
| 1000-13FF | X | X | X |  | X | X |
| 1400-17FF | X | X | X |  | X |  |
| 1800-18FF | X | X | X |  |  | X |
| 1C00-1FFF | X | X | X |  |  |  |
| 2000-23FF | X | X |  | X | X | X |
| 2400-27FF | X | X |  | X | X |  |
| 2800-2BFF | X | X |  | X |  | X |
| 2C00-2FFF | X | X |  | X |  |  |
| 3000-33FF | X | X |  |  | X | X |
| 3400-37FF | X | X |  |  | X |  |
| 3800-3BFF | X | X |  |  |  | X |
| 3C00-3FFF | X | X |  |  |  |  |
| 4000-43FF | X |  | X | X | X | X |
| 4400-47FF | X |  | X | X | X |  |
| 4800-4BFF | X |  | X | X |  | X |
| 4C00-4FFF | X |  | X | X |  |  |
| 5000-53FF | X |  | X |  | X | X |
| 5400-57FF | X |  | X |  | X |  |
| 5800-5BFF | X |  | X |  | - | X |
| 5C00-5FFF | X |  | X |  |  |  |
| 6000-63FF | X |  |  | X | X | X |
| 6400-67FF | X |  |  | ${ }_{2} \mathrm{X}$ | X |  |
| 6800-6BFF | X |  |  | $\mathbf{X}$ |  | X |
| 6C00-6FFF | X |  |  | $\mathbf{X}$ |  |  |
| 7000-73FF | X |  |  |  | X | X |
| 7400-77FF | X |  |  |  | X |  |
| 7800-7BFF | X |  |  |  |  | X |
| 7-00-7FFF | X |  |  |  |  |  |

$x=$ switch on

Table III-1 (continued)

| Address Range | $\begin{aligned} & \text { SW1 } \\ & \text { A15 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { SW2 } \\ & \text { A } 14 \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { SW3 } \\ & \text { A } 13 \\ & \hline \end{aligned}$ | $\begin{array}{r} \text { SW4 } \\ -\quad \text { A12 } \\ \hline \end{array}$ | $\begin{gathered} \text { SW5 } \\ \text { A11 } \\ \hline \end{gathered}$ | $\begin{aligned} & \text { SW6 } \\ & \text { A } 10 \\ & \hline \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 8000-83FF |  | X | X | X | X | X |
| 8400-87FF |  | X | X | X | X |  |
| 8800-8BFF |  | X | X | X |  | X |
| 8C00-8FFF |  | X | X | X |  |  |
| 9000-93FF |  | X | X |  | X | X |
| 9400-97FF |  | X | X |  | X |  |
| 9800-9BFF |  | X | X |  | - | X |
| 2C00-9FFF |  | X | X |  |  |  |
| A000-A3FF |  | X |  | X | X | $\mathbf{x}$ |
| A400-A7FF |  | X |  | X | X |  |
| A800-ABFF |  | X |  | X |  | x |
| ACOO-AFFF |  | X |  | X |  |  |
| B000-B3FF |  | X |  |  | X | X |
| B400-B7FF |  | X |  |  | X |  |
| B800-BBFF |  | X |  |  |  | X |
| BCOO-BFFF |  | X |  |  |  |  |
| C000-C3FF |  | . | $x$ | X | X | X |
| C400-C7FF |  |  | X | X | X |  |
| C800-CBFF |  |  | X | X |  | X |
| CCOO-CFFF |  |  | X | X |  |  |
| D000-D3FF |  |  | X |  | X | X |
| D400-D7FF |  |  | X |  | X |  |
| D800-DBFF |  |  | X |  |  | X |
| DCOO-DFFF |  |  | X |  |  |  |
| E000-E3FF |  |  |  | X | X | X |
| E400-E7FF |  |  |  | X | X |  |
| E800-EBFF |  |  |  | X |  | X |
| ECOO-EFFF |  |  |  | X |  |  |
| F000-F3FF |  |  |  |  | X | X |
| F400-F7FF |  |  |  |  | X |  |
| F800-FbFF |  |  |  |  |  | X |
| FC00-FFFF |  |  |  |  |  |  |

```
X = switch on
```

Table III-2 $2716 / 2516$ EPROM Address Select (U33)

| Address Range | $\begin{aligned} & \text { SW1 } \\ & \text { A } 15 \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { SW2 } \\ & \text { A } 14 \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { SW3 } \\ & \text { A } 13 \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { SW4 } \\ & \text { A12 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { SW5 } \\ & \text { A } 11 \\ & \hline \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0000-07FF | X | X | X | X | X |
| 0800-0FFF | X | X | X | X |  |
| 1000-07FF | X | X | X |  | X |
| 1800-1FFF | X | X | X |  |  |
| 2000-27FF | X | X |  | X | X |
| 2800-2FFF | X | X |  | X |  |
| 3000-37FF | X | X |  | . | X |
| 3800-3FFF | X | X |  |  |  |
| 4000-47FF | X |  | X | X | . X |
| 4800-4FFF | X |  | X | X |  |
| 5000-57FF | X |  | X |  | X |
| 5800-5FFF | X |  | X |  |  |
| 6000-67FF | X |  |  | X | X |
| 6800-6FFF | X |  |  | X |  |
| 7000-77FF | X |  |  |  | X |
| 7800-7FFF | X |  |  |  |  |
| 8000-87FF |  | X | X | X | X |
| 8800-8FFF |  | X | X | X |  |
| 9000-97FF |  | X | X |  | X |
| 9800-9FFF |  | X | X |  |  |
| A000-A7FF |  | X |  | X | X |
| A800-AFFF |  | X |  | X |  |
| B000-B7FF |  | X |  |  | X |
| B800-BFFF |  | X |  |  |  |
| C000-C7FF |  |  | X | X | X |
| C800-CFFF |  |  | X | X |  |
| D000-D7FF |  | - | X |  | X |
| D800-DFFF |  |  | X |  |  |
| E000-E7FF |  |  |  | X | X |
| E800-EFFF |  |  |  | X |  |
| F000-F7FF |  |  |  |  | X |
| F800-FFFF |  |  |  |  |  |

Table III-3 2732 EPROM Address Select (U33)

| Address Range | $\begin{aligned} & \text { SW1 } \\ & \text { A } 15 \end{aligned}$ | $\begin{gathered} \text { SW2 } \\ \text { A14 } \end{gathered}$ | $\begin{aligned} & \text { SW3 } \\ & \text { A13 } \end{aligned}$ | $\begin{aligned} & \text { SW4 } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: |
| 0000-0FFF | X | X | X | X |
| 1000-1FFF | $X$ | X | X |  |
| 2000-2FFF | X | X |  | X |
| 3000-3FFF | X | X |  |  |
| 4000-4FFF | $X$ |  | X | X |
| 5000-5FFF | X |  | X |  |
| 6000-6FFF | X |  |  | 'x |
| 7000-7FFF | X |  |  |  |
| 8000-8FFF |  | X | X | X |
| 9000-9FFF |  | X | X |  |
| A000-AFFF |  | X |  | X |
| B000-BFFF |  | X |  |  |
| C000-CFFF |  |  | X | X |
| D000-DFFF |  |  | X |  |
| E000-EFFF |  |  |  | X |
| F000-FFFF |  |  |  |  |

$$
x=\text { switch on }
$$

Table III-4 USART Address Select (U23)

| Address Range | $\begin{aligned} & \text { SW } 1 \\ & \text { A7 } \end{aligned}$ | $\begin{aligned} & \text { SW2 } \\ & \text { A6 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { SW3 } \\ & \text { A5 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { SW4 } \\ & \text { A } 4 \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { SW5 } \\ & \text { A3 } \end{aligned}$ | $\begin{aligned} & \text { SW6 } \\ & \text { A2 } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00-01 | X | X | X | X | X | X |
| 04-05 | X | X | X | X | X |  |
| 08-09 | X | X | X | X |  | X |
| OC-OD | X | X | X | X |  |  |
| 10-11 | X | X | X |  | X | X |
| 14-15 | X | X | X |  | X |  |
| 18-19 | X | X | X |  |  | X |
| 1C-1D | X | X | X |  |  |  |
| 20-21 | X | X |  | X | $X$ | . X |
| 24-25 | X | X |  | X | X |  |
| 28-29 | X | X |  | X |  | X |
| 2C-2D | X | X |  | X |  |  |
| 30-31 | X | X |  |  | X | X |
| 34-35 | X | X |  |  | X |  |
| 38-39 | X | X |  |  |  | X |
| 3C-3D | X | X |  |  |  |  |
| 40-41 | X |  | X | X | X | X |
| 44-45 | X |  | X | X | X |  |
| 48-49 | X |  | X | X |  | X |
| 4C-4D | X |  | X | X |  |  |
| 50-51 | X |  | X |  | X | X |
| 54-55 | X |  | X |  | X |  |
| 58-59 | X |  | X |  |  | $\mathbf{X}$ |
| 5C-5D | X |  | X |  |  |  |
| 60-61 | X |  |  | X | X | x |
| 64-65 | X |  |  | X | X |  |
| 68-69 | X |  |  | X |  | X |
| 6C-6D | X |  |  | X |  |  |
| 70-71 | X |  |  |  | X | X |
| 74-75 | X |  |  |  | X |  |
| 78-79 | X |  |  |  |  | X |
| 7C-7D | X |  |  |  |  |  |

$x=$ switch on

Table III-4 (continued)

| Address Range | $\begin{aligned} & \text { SW } 1 \\ & \text { A7 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { SW2 } \\ & \text { A6 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { SW3 } \\ & \text { A5 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { SW4 } \\ & \text { A4 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { SW5 } \\ & \text { A3 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { SW6 } \\ & \text { A2 } \\ & \hline \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 80-81 |  | X | X | X | X | X |
| 84-85 |  | X | X | X | X |  |
| 88-89 |  | X | X | X |  | $X$ |
| 8C-8D |  | X | X | X |  |  |
| 90-91 |  | X | $X$ |  | X | X |
| 94-95 |  | X | X |  | X |  |
| 98-99 |  | X | X |  | . | X |
| 9C-9D |  | X | X |  |  |  |
| AO-A 1 |  | X |  | X | $x$ | . X |
| A4-A5 |  | X |  | X | X |  |
| A8-A9 |  | X |  | X |  | X |
| $A C-A D$ |  | X |  | X |  |  |
| B0-B1 |  | X |  |  | X | X |
| B4-B5 |  | X |  |  | X |  |
| B8-B9 |  | X |  |  |  | X |
| BC-BD |  | X |  |  |  |  |
| $\mathrm{CO}-\mathrm{C} 1$ |  |  | X | X | X | X |
| C4-C5 |  |  | X | X | X |  |
| C8-C9 |  |  | X | X |  | X |
| CC-CD |  |  | X | X |  |  |
| D0-D 1 |  |  | X |  | X | X |
| D4-D5 |  |  | X |  | X |  |
| D8-D9 |  |  | X |  |  | X |
| DC-DD |  |  | X |  |  |  |
| E0-E 1 |  |  |  | X | X | X |
| E4-E5 |  |  |  | X | X |  |
| E8-E9 |  |  |  | X |  | X |
| EC-ED - |  |  |  | X |  |  |
| F0-F1 |  |  |  |  | X | X |
| F4-F5 |  |  |  |  | X |  |
| F8-F9 |  |  |  |  |  | X |
| FC-FD |  |  |  |  |  |  |

## APPENDIX A

## 8251A USART

The 8251A USART must be programmed by outputting, first a mode, then a command, to the control port.

The 8251 A always wants to set the mode instruction after an internal or external reset. The next command is the command is the command instruction. Bit 6 of the command instruction is an internal reset and sets the USART back to the mode instruction, otherwise the USART is always looking for another command instruction.

The following programs are examples of the steps necessary to use a 8251 A .
INIT:
INITIALIZATION
MVI A, 4E H
Sets Mode
OUT 1
MVI A, 37 H
Sets Receive and Transmit
OUT 1

## INPUT <br> Checks status and inputs a Byte to Accumulator

START:
IN 1
Read Status
ANI 2,
Check Bit 1
JZ START Loop until true
IN 0
Read Data

OUT
Checks status and outputs a Byte from Registor B, destroys Accumulator BEGIN:
IN 1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Read Status
ANI 1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Check Bit 0
JZ BEGIN Loop until true
MOV A, B
OUT 0
Output Data
This program echos characters. A reset must be performed before this program can be run.
20 OUT 1,206 Sets Mode
30 OUT 1, 39 Sets Receive and Transmit
35 WAIT 1,2 Wait for character from USART
$40 \mathrm{~A}=\mathrm{INP}(0)$ Get character from USART
50 WAIT 1,1
70 OUT O, A Send character to USART
80 Go to 30

| THE BIG Z <br> PARTS LIST <br> ()$=$ Acceptable Substitution $\quad[\quad]=4 \mathrm{MHz}$ Parts |  |  |  |
| :---: | :---: | :---: | :---: |
| Reference <br> Designator |  | Quantity |  |
|  | Part Number | Part Description | Per Assembly |
| $\begin{aligned} & \text { [U1] } \\ & \text { [Ul] } \end{aligned}$ | $\begin{aligned} & 2800 \\ & {[280 \mathrm{~A}]} \end{aligned}$ | IC, Processor [IC, Processor, 4 MHz ] | $\begin{aligned} & \hline 1 \\ & \text { [1] } \end{aligned}$ |
| U6, U17, U25, U29, U35-39 | 74367, (8097), (8797) | IC, Hex TS Buffer | 9 |
| $\frac{\mathrm{U} 24, \mathrm{U} 34}{\mathrm{U} 40, \mathrm{U} 26, \mathrm{U} 27}$ | 8131 | IC, Comparator, 6 bit | 2 |
|  | 7475 (74LS75) | IC, Latch, Quad | 3 |
| ${ }^{1}$ | 8251 | IC, USART | 1 |
| 上2 | MC14411 | IC, Baud Rate Generator | 1 |
| U13 | 2708 (2704), (2716), (2516), (2532) | IC, EPROM | 1 |
| 20 | 7474 (74LS74) | IC, Flip-flop, Dual D | 1 |
| $\begin{gathered} 41 \\ {[221]} \end{gathered}$ | 8224 ${ }_{[824-4]}$ | IC, Clock Generator [IC, Clock Gen., 4MHz] | $\begin{aligned} & 1 \\ & 111 \end{aligned}$ |
| US | 74121 | IC, One Shot | 1 |
| U14 | 7432 (74LS32) | IC, OR, Quad 2 Input | 1 |
| U22, U10 | 7400 (74LS00) | IC, NAND, Quad 2 Input | 2 |
| U7, U41 | 7408 (74LS08) | IC, AND, Quad 2 Input | 2 |
| U4 | 7410, (74LS10) | IC, NAND, Triple 3 Input | 1 |
| - U8 | 7402, (74LS02) | IC, NOR, Quad 2 Input | 1 |
| U15, U18, U30 | 7404, (74LS04) | IC, Hex Inverter | 3 |
| 姩 | 1488 | RS232 Driver | 1 |
| $\underline{4}$ | 1489 | RS232 Recciver | 1 |
| VR4 | 7805 (LM340TS) | Regulator, +5 volts | 1 |
| VR3 | 7812 (LM340T12) | Regulator, +12 volts | 1 |
| VR1 | 7905 (LM320TS) | Regulator, -S volts | 1 |
| VR2 | 7912 (LM320T12) | Regulator, -12 volts | 1 |
| $\underline{12}$ |  | Crystal, 1.8432 MHz | 1 |
| $\begin{gathered} \mathrm{Y} \\ \mathrm{y} 1 \end{gathered}$ |  | Crystal, 1.8000 MHz , [Crystal 36.000 MHz ] | 1 |
| - Socket, IC, 40 Pin |  |  | 1 |
| Socket, IC, 28 Pin |  |  | 1 |
| Sooket, IC, 24 Pin |  |  | 2 |
|  |  | Socket, IC, 16 Pin | 19 |
|  |  | Socket, IC, 14 Pin | 15 |
| U33, L23, 11 |  | Swich, DIP, 8 Pos. | 3 |
| $\mathrm{U} 28, \mathrm{U} 31, \mathrm{U} 32$ |  | 15 Resistor, 4.7 K , Resistor Network | 3 |
| R8, R9, R1, R3, R7 |  | Resitor, 1/1 Watt, 4.7 T | 5 |
| R5 |  | Resistor, 1/WWath, 330 | 1 |
| R4 |  | Recistor, $\mathrm{K}_{\mathbf{W}}$ Watt, 1 IK | 1 |
| $\frac{R^{2}}{R^{2} 1}$ |  | Resistor, $1 /$ Watt, $\mathbf{2 . 7 K}$ <br> [Resistor, $1 / 1 /$ Watt, 1.2 K ] | 1 |
|  |  | Resistor, 1/W Watt, 22 Meg | 1 |
| $\text { (20) } 1-\mathrm{Cl5}$ |  | Capacitor, Ceramic., Iuf | 16 |
| $\begin{aligned} & \left(c_{2}\right) \\ & {[250} \end{aligned}$ |  | Capacitor, Ceramic, | $11$ |
| C22 |  | Capacitor, Elec, 100uf, 25V | 1 |
| C23 |  | Capacitor, Ceramic, 10pf | 1 |
| C24 |  | Capacitor, Ceramic, 100p? |  |
| C16-C21 |  | Capacitor, Tant, 1.5 s | 6 |
| [ H |  | [Coil .luh] | 11 |
|  |  | Heat Sink (TO220) | 1 |
|  |  | Screws, 6 -32 $\times 1 / 2$ | 4 |
|  |  | Nuts, Hex, \# 6-32 | 4 |
|  |  | Washers. Lock. \#6 | 4 |




