PERIPHERALS


## PRODUCT DESCRIPTION

The I/O BJS SWIT CIt is a conveniont and inexpensive means of providing multiple processor access to a common I/O bus or to provide an extension medium to a remotely located bus chassis.

Non-interfering multiport access to the common bus allows only one processor to have unqualified control at any one time, thus preventing simultancous access. When the switeh is employed as a bus extender, all operation is performed in a transparent inode, with programmable features inhibited.

## FEATURES

- Multiprocessor Shared Bus Capability
- Up to 10 Bus Loads
- Multipexor or Selector Channel Operation
- Programmable or Manual Control
- I ransparent $1 \times$ tended Bus
- All Solid-State


## OPERATIONAL CHARACTERISTICS

There are two 7 -inch printed circuit boards in the I:O Bus Switeh. One board, the MBS A , is physically lo ated on the processor side of the switeh. The second board, MPS.-B, is physically located on the switched bus side of the switch. Complete isolation is built-in to ensure that power failure or switch failure will not result in common bus interference. Light-emitting diodes are incorporated on earh switeh board to provide a positive visual indication of the selerted switch.

When used as a bus exiender, total load capability of the I/O Bus Switch common bus is 9 controllers. The addition of I/O Bus Switch (MES B) cards constitutes one controller load for each switch card inter faced to the common bus.

The common bus is always idle: unless a swith h ias been requested and has been granted bus control. Requests from other switches are registered within the switt h for response as soon as the bus is released.

A master-slave option can be implemented, allowing one of the switches in a multiple processor application 10 assert unqualified contro! in the system. In the master mode, any request for the bus by the master switch results in de-select of the current user and an immediate sei/ure of the common bus by the master.

Program control is exercised via a command byte and a status byte. The command and status for the switch foes not alfect the controllers connected to the - omimon bus.


## Command Byte Definition

Bit 0 is the Disable bit. When set, this bit prevents a processor interrupt by the switt.h or the common peripherals. Queuing conditions for peripherals are unaffected. Bit 1 is the Enable bit. When set, this bit permits processor interrapt

When bits 0 and 1 are set, the Disarm condition is ar tivated. In this state, both the switeh and peripheral interrupts are blocked. Previously queued switt t interrupts are ileared.

Bit 4 is the Clear Request bit. When set, this bit: auses the switch to relinquish control of the common bus.

Bit 5 is the Set Request bit. When set, this bit allows a normal bus request to be satisfied when the bus is idle (not under control of another bus switch).

When bits 4 and $b$ are set, the set master condition is a tivated. If the switch has the master option installed, this condition will caluse the switch to gain immediate rontrol of the common bus and force a de-select of the previously selected switch.

Bit 6 is the Command elear bit This bit allows the swith to activate the system clear line of the common bus. In addition, the EOM bit is set during the one-second :lear time.

| BIT | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| STATUS |  |  |  |  | ${ }^{\text {BUSY }}$ |  | EOM | DU |

## Status Byte Definition

Bit 4 is the Busy bit. When this bit is set (set -. 1) the switch is not selected (idle condition).

Bit 6 is the End of Medium bit. This bit is used in conjunction with the Busy bit as follows:

LOM - 1 and Busy - 1 signals the cominon bus is busy.
LOM - 1 and Busy - 0 signals a command clear interval. When operating under Selector channel control, this condition will cause a termination interrupt.

Bit 7 is the Device Unavailable bit. When this bit is set, the switch is not aclive, e.g.: Ioss of common bus power or loss of cable contact.

## SPECIFICATIONS

## Power Requirements

I5 VIOC $\pm 5 \% \quad 1$ Ampere 0.8 Ampere

## Operating Environment

$0^{\circ}$. $1.0^{\circ} \mathrm{C}$ operational
$70^{\circ} 85^{\circ} \mathrm{C}$ storage
b. $90^{\prime \prime}$. humidity (without condensation)

## Dimensions

$7 \times 15$-inch Printed Circuit Boards

## Weight

3pounds 12 pounds per printed circuit board)
(2 pounds per 12.5 -foot cable)

## INTERDATA PRODUCT NUMBERS

Two versions of manual switch control panels are available. Both incorporate positive keylock manual-auto select to prevent accidental manual over-ride intervention of program controlled system switch parameters. The Control Panel requires only $1: 75$ vertical inches of mounting space in a standard 19 inch rack.

M4e-014 Input/Output Bus Switch. Nllows a common bus between processors (one Input/Output Bus Switch required per processor sharing a common bus). Includes two $7^{\prime \prime}$ boards and interconnecting cables.

M48.017 Extension Cable Kit 25 fcet. Provides extension of distance between I/O Bus Switeh boards.

M48.018 Manuat Control Panel. Allows manuäl override control for up to six processors sharing a simple common switchod bus.

M4\%-019 Manual Control Panel. Allows manual override control for up to three separate common swit:hed busses by two processors.

