

EXTENDED ARITHMETIC UNIT

12579A




TABLE 1. SHIFT/ROTATE EXECUTION TIMES

Number of Shifts	Execution Time						
or Rotations	2116	2115					
1 to 4	3.2 µs	4.0 μs					
5 to 8	4.8 μs	6.0 µs					
9 to 12	6.4 μs	8.0 µs					
12 to 16	8.0 μs	10.0 μs					

The Extended Arithmetic Unit (EAU) option for Hewlett-Packard 2116/2115 Computers permits *Integer Multiply, Integer Divide, Double Load, Double Store, Long Shifts,* and *Long Rotations* to be performed by hardware instead of program subroutines. The EAU option is a complete, ready-to-use package. The hardware consists of two cards that plug into the computer main frame. Also included are punched tapes containing software subroutines modified for 2116/2115 Computers equipped with EAU. This highly effective combination of hardware and software speeds processing without imposing any special programming requirement on the user. (See programming on the next page.)

ARITHMETIC OPERATIONS AFFECTED BY THE EXTENDED ARITHMETIC UNIT

INTEGER	MAXIMUM EXECUTION TIMES									
OPERATIONS	BASIC 2116	2116 w/EAU	BASIC 2115	2115 w/EAU						
Multiply Divide Double Load/Store	150 μs 310 μs 60 μs	19 μs 21 μs 6 μs	187 μs 387 μs 75 μs	24 μs 26 μs 8 μs						
FLOATING POINT OPERATIONS										
Multipły Divide Square Root	750 μs 1500 μs 6450 μs	344 μs 448 μs 3940 μs	936 μs 1873 μs 8550 μs	430 μs 560 μs 4925 μs						


■ REGISTER REFERENCE INSTRUCTIONS ADDED BY THE EXTENDED ARITHMETIC UNIT

(Execution times depend on number of rotations or shifts; see Table 1)

• RRR:


To rotate the B- and A-registers right 1 to 16 places.

Assembly language: RRR N




• LSR:

To logically shift the B- and A-registers right 1 to 16 places. Assembly language: LSR N




• ASL:

To arithmetically shift the B- and A-registers left 1 to 16 places. Assembly language: ASL N



• ASR:


To arithmetically shift the B- and A-registers right 1 to 16 places. Assembly language: ASR N



• RRL:


To rotate the B- and A-registers left 1 to 16 places.

Assembly language: RRL N



· LSL:

To logically shift the B- and A-registers left 1 to 16 places. Assembly language: LSL N



PROGRAMMING

No special programming is required to use the Extended Arithmetic Unit. The operations that use the EAU option can be called using Assembly language, FORTRAN, or ALGOL.

ASSEMBLY LANGUAGE PROGRAMMING

EXAMPLE: Multiply the integer quantities I and J.

Operation Operand

LDA I

(The result is in the B- and A-registers.)

EXAMPLE: Divide the two-word integer quantity I by the integer quantity J.

LDB I LDA I+1 DIV J

(The quotient is in the A-register; the remainder is in the B-register.)

EXAMPLE: Load X, a two-word quantity, into the A- and B-registers.

DLD X

(X = address of the first word of the two-word quantity.)

EXAMPLE: Store a two-word quantity from the A- and B-registers into two consecutive locations in memory.

DST >

(X = address of the first of the consecutive locations in memory.)

FORTRAN PROGRAMMING

Programming with HP 2116/2115 Extended ASA Basic FORTRAN is the same as with standard FORTRAN:

Multiplication = *
Division = /

EXAMPLE: Multiply quantities I and J and store the result in the M Register.

M = I * J

ALGOL PROGRAMMING

Programming with HP 2116/2115 ALGOL is the same as with standard ALGOL.

Multiplication = *
Division = / (real result); \((integer result))

EXAMPLE: Divide I by J and store the result in Z.

Z = I/J (Z is a real quantity.)

SPECIFICATIONS

EAU CURRENT SUPPLIED BY COMPUTER

4.68A (+4.5V Supply) 3.3A (-2V Supply)

CARD DIMENSIONS

Height: 7-3/4 inches (196,8 mm)
Width: 8-11/16 inches (220,7 mm)

WEIGHT


Net Shipping 3 lb (1,36 kg) 5 lb (2,27 kg)

EQUIPMENT SUPPLIED

- 1. EAU Logic Card, Part no. 02116-6202.
- 2. EAU Timing Card, Part no. 02116-6196.
- 3. Punched tapes containing software systems modified for 2116/2115 Computers with EAU option.

NOTE: EAU option may be field installed, using field installation kit 12579A. However, for installation in HP 2116A Computers with a serial number prefix up to and including 747-, assistance by an HP computer field engineer is required.

Ordering information for the Extended Arithmetic Unit is contained in the HP 2116 and 2115 Computer Data Sheets.



EXTENDED ARITHMETIC UNIT

Computer Option M9

model

12579A

MANUAL SUPPLEMENT 15 MAY 68

SUPPLEMENT DESCRIPTION

This supplement provides installation and operation information for the HP 12579A Extended Arithmetic Unit. When purchased and documented as part of a complete computer system, the Unit is identified as Option M9.

1. GENERAL DESCRIPTION

The Extended Arithmetic Unit (EAU) option for 2. Hewlett-Packard 2116A/2115A Computers permits Integer Multiply, Integer Divide, Double Load, Double Store, Long Shifts, and Long Rotations to be performed by hardware instead of by programmed subroutines. The HP Model 12579A Extended Arithmetic Unit is a complete, ready-to-use package. The hardware consists of two printed circuit cards that plug into the computer main frame. Also included are punched tapes containing software subroutines modified for 2116A/ 2115A Computers with the EAU option. This combination of hardware and software speeds processing without imposing any special programming requirements on the user. Execution times required for processing in computers fitted with the EAU option are given in Tables 1 and 2.

3. INSTALLATION

- 4. Extended Arithmetic Unit HP 12579A may be field installed in either the HP 2115A or the HP 2116A Computer. However, for HP 2116A Computers bearing serial prefix number 747- or less, a qualified HP computer field service engineer will be required to perform the EAU installation. To install the HP 12579A Extended Arithmetic Unit, proceed as follows:
- a. Make certain that the computer POWER switch is set to the OFF position.
- b. Insert the EAU Timing (02116-6196) and EAU Logic (02116-6202) plug-in printed circuit cards into the appropriate receptacle slots of the computer main frame as shown in Table 3.
- c. Return the computer POWER switch to the ON position to resume normal computer operation.

Table 1. Arithmetic Operations Affected by the Extended Arithmetic Unit

INTEGER		MAXIMUM EXE	CUTION TIMES	
OPERATIONS	BASIC 2116A	2116A w/EAU	BASIC 2115A	2115A w/EAU
Multiply Divide Double Load Store FLOATING POINT OPERATIONS	$150~\mu { m s} \ 310~\mu { m s} \ 60~\mu { m s}$	19 μs 21 μs 6 μs	187 μs 387 μs 75 μs	24 μs 26 μs 8 μs
Multiply Divide Square Root	$750~\mu { m s} \ 1500~\mu { m s} \ 6450~\mu { m s}$	344 μs 448 μs 3940 μs	936 μs 1873 μs 8550 μs	430 μs 560 μs 4925 μs

Table 2. Shift/Rotate Execution Times

Number of Shifts or Rotations	Execution Time
1 to 4	3.2 μs
5 to 8	4. 8 μs
9 to 12	6.4 μ s
13 to 16	8.0 μ s

Table 3. EAU Printed Circuit Card Slot Locations

EAU Printed	Computer	Slot
Circuit Card	Model	Location
EAU Timing Card	HP 2115A	16
02116-6196	HP 2116A /3	109
EAU Logic Card	HP 2115A	17
02116-6202	HP 2116A/B	110



5. OPERATION

6. The Extended Arithmetic Unit requires no special programming. All EAU operations can be called through the use of standard Assembler language, FORTRAN, or ALGOL. An EAU version of the Assembler is furnished with this option. The mnemonics and corresponding machine instruction codes which identify the basic EAU operations are listed in Table 4. Four of these instructions (MPY, DIV, DLD, and DST) cause two computer words to be generated. The first word is the instruction code, and the second is a 15-bit operand address. The manner in which the basic Extended Arithmetic Unit operations may be called and examples of obtainable results are described in subsequent paragraphs of this section.

7. MULTIPLICATION

- 8. Calling the multiply (MPY) instruction causes the computer to multiply the contents of the A-register by the contents of a memory location, and to store the product into registers B and A, respectively.
- 9. The following are examples of programming the multiply instruction in FORTRAN, ALGOL, and Assembler language:
- a. $\underline{FORTRAN}$: Multiply quantities I and J and store the result in M.

M=I*J

b. \underline{ALGOL} : Multiply I by J and store the result in Z.

Z=I*J (Z is a real quantity)

c. Assembler Language:

<u>Label</u>	OP Code	Operand
	MPY	$\left\{ egin{matrix} \mathbf{m}[\mathtt{,I}] \\ \mathbf{lit} \end{array} \right\}$
	m	absolute or relative address expression
	Ι	Indirect addressing indicator
	lit	literal value

The result is stored right-justified in the combined B- and A-registers as illustrated in Figure 1.

Example (1): MPY VALUE

Before Execution	After Execution
(B) = any value	(B) = *147761 ₈ (1/2 product)
(A) = 000173 ₈ (multiplicand)	$(A) = 006564_8$ $(1/2 \text{ product})$
$(VALUE) = 000034_8$	(VALUE) = 000034 ₈ (multiplier)

Example (2): MPY DANTE

Before Execution	After Execution
(B) = any value	(B) = $*147761_8$ (1/2 product)
(A) = 1013258 (multiplicand)	(A) = *1542758 (1/2 product)
$(DANTE) = 061111_8$	(DANTE) = 0611118 (multiplier)

*In Example (2), note that the split negative result is shown as it appears when each of the two registers is viewed individually. In practice, the Band A-registers jointly contain a single, right-justified product consisting of eleven octal digits. The true product in this example (expressed in octal eight's complement form) is 31774354275. Refer to Figures 1 and 2 for further clarification.

Example (3): MPY = D20

Before Execution	After Execution
(B) = any value	(B) = 000000 ₈ (1/2 product)
$(A) = 000075_8$ (multiplicand)	$(A) = 002304_8$ (1/2 product)
(D20) = 000024 ₈ (multiplier)	(D20) = 000024 ₈ (multiplier)

10. DIVISION

- 11. Calling the divide (DIV) instruction causes the computer to divide the contents of registers B and A (a two-word integer quantity) by the contents of a memory location; the quotient is stored in the A-register and the remainder is stored in the B-register.
- 12. Examples of programming the DIV instruction in terms of FORTRAN, ALGOL, and Assembler language are as follows:
- a. <u>FORTRAN</u>: Divide the two-word integer quantity I by the integer quantity J and store the result in M.

M=I/J

b. ALGOL: Divide I by J and store the result in Z. $Z=I/J \ (Z \ is \ a \ real \ quantity)$

c. Assembler Language:

<u>Label</u>	OP Code	Operand
	DIV	$\left\{egin{matrix} \mathbf{m}[\mathtt{,I}] \\ \mathbf{lit} \end{array} ight\}$
	m	absolute or relative address
	I	indirect addressing indicator
	lit	literal value

Table 4. Extended Arithmetic Unit Machine Coding

INSTRUCTION	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
MPY	1	0	0	0	0	0	0	0	1	0	0	0	0 0 0 0				
DIV	1	0	0	0	0	0	0	1	0	0	0	0	0 0 0 0			0	
DLD	1	0	0	0	1	0	0	0	1	0	0	0	0 0 0 0			0	
DST	1	0	0	0	1	0	0	1	0	0	0	0	0	0 0 0 0			
ASR	1	0	0	0	0	0	1	0	0	0	0	1		*1	1		
ASL	1	0	0	0	0	0	0	0	0	0	0	1		*1	ı		
LSR	1	0	0	0	0	0	1	0	0	0	1	0		*n			
LSL	1	0	0	0	0	0	0	0	0	0	1	0		*n			
RRR	1	0	0	0	0	0	1	0	0	1	0	0		*1	ı		
RRL	1	0	0	0	0	0	0	0	0	1	0	0		*1	ı		
*n = number of shifts or rotates: 1 = 1 shift or rotate 2 = 2 shifts or rotates 3 = 3 shifts or rotates 4 = 4 shifts or rotates 5 = 5 shifts or rotates 6 = 6 shifts or rotates 7 = 7 shifts or rotates 8 = 8 shifts or rotates 9 = 9 shifts or rotates 10 = 10 shifts or rotates 11 = 11 shifts or rotates 12 = 12 shifts or rotates 13 = 13 shifts or rotates 14 = 14 shifts or rotates 15 = 15 shifts or rotates 0 = 16 shifts or rotates																	




Figure 1. Dual-Register Product Value




Figure 2. Format of EAU Dual-Register Product

Initially, the two-word dividend is stored in the B- and A-registers in the combined, rightjustified form shown in Figure 3. At the completion of the division process, the A-register S e

contains the quotient and the B-register con tains the remainder. If an attempt is made to divide by zero, or if a divide operation result in a quotient too large for the A-register, the OVERFLOW bit will be set to signify that the results are invalid.
Example (1): DIV ALAN
Before Execution After Execution

Before Execution	After Execu
(B) = 000000_{0}	(B) = 000000

(1/2 dividend)

 $(A) = 054147_8$ (1/2 dividend)

 $(ALAN) = 000075_8$ (divisor)

(remainder)

 $(A) = 000563_8$ (quotient)

 $(ALAN) = 000075_{R}$ (divisor)

Example (2): DIV OCT73 (See Figure 4 for illustration)

Before Execution	After Execution
(B) = 000000_8 (1/2 dividend)	(B) = 0000028 (remainder)
(A) = 000075_8 (1/2 dividend)	$(A) = 000001_8$ (quotient)
(OCT73) = 000073 ₈ (divisor)	(OCT73) = 000073 ₈ (divisor)

13. **DOUBLE LOADING**

- Calling the double load (DLD) instruction causes the computer to load the A- and B-registers (respectively) with the contents of two consecutive locations (m and m+1) in memory.
- Examples of programming the DLD instruction in terms of Assembler language are as follows:




Figure 3. Format of Two-Word Dividend




Figure 4. Division Example (2) Illustrated

a.	Assembler	Language	ת.זמ	segmence.
a.	Assembler	Language	עעע	sequence.

<u>Label</u>	OP Code	Operand
	DLD	$\left\{egin{matrix} m[,I] \ lit \end{matrix} ight\}$
	m	Location of first word; contents of this location are loaded into the A-register. Contents of location m+1 are loaded into the B-register.
	I	Indirect addressing indicator
	lit	literal value (F only)

b. DLD Examples

Example (1): DLD FLPT

Before Execution	After Execution
(A) = any quantity	$(A) = 017777_8$
(B) = any quantity	(B) = 177400_8
$(FLPT) = 017777_8$	$(FLPT) = 017777_8$
$(FLPT+1) = 177400_8$	$(FLPT+1) = 177400_8$
Example (2): DLD INI), I
Before Execution	After Execution
(A) = any quantity	$(A) = 035647_8$ (1st word)

$$(B) = \text{any quantity} \qquad (B) = 054100_8 \\ (2nd \text{ word})$$

$$(IND) = 002177_8 \\ (address \text{ of m}) \qquad (IND) = 002177_8 \\ (address \text{ of m}) \qquad (address \text{ of m})$$

$$(m:2177_8) = 035647_8 \\ (1st \text{ word})$$

$$(m+1:2200_8) = 054100 \\ (2200_8) = 054100_8 \\ (2nd \text{ word})$$

16. DOUBLE STORING

- 17. Calling the double store (DST) instruction causes the computer to store the contents of the A-and B-registers into two consecutive memory locations (m and m+1, respectively).
- 18. Examples of programming the DST instruction in terms of Assembler language are as follows:

a. Assembler Language DST sequence:

Label	OP Code	Operand
	DST	m[,I]
	m	Location of first word; the contents of the A-register are stored in this location. Contents of the B-register are stored in location m+1.
	I	Indirect addressing indicator.

b. DST Examples:

Example (1): DST TROUT

Befor	re Execution	After Execution
(A) =	000042 ₈ (1st word)	$(A) = 000042_8$ (1st word)
(B) =	177401 ₈ (2nd word)	(B) = 177401_8 (2nd word)
(TRO	OUT) = any value	$(TROUT) = 000042_8$ (1st word)
(TRO	OUT+1) = any value	$(TROUT+1) = 177401_8$ (2nd word)


Example (2): DST IVAN, I

Before Execution	After Execution
(A) = 000000 ₈ (1st word)	(A) = 0000008 (1st word)
(B) = 017000 ₈ (2nd word)	(B) = 017000 ₈ (2nd word)
(IVAN) = 102027 ₈ (ind. address)	(IVAN) = 102027 ₈ (ind. address)
$(I:2027_8) = 002777_8$ (m address)	$(2027_8) = 002777_8$ (m address)
$(m:2777_8) = any value$	$(2777_8) = 000000_8$ (1st word)
$(m+1:3000_8) = any value$	$(3000_8) = 017000_8$ (2nd word)


19. SHIFT/ROTATE INSTRUCTIONS

- 20. In EAU-equipped computers, the combined word-content of the B- and A-registers (in that order) can be shifted or rotated, left or right, in bytes of from 1 to 16 bits per instruction (see Table 4). Although the execution time is very short (see Table 2) for performing shifts and rotates in variable length bytes, each bit is counted and processed individually by the computer. Shifts may be performed arithmetically or logically. EAU shift rotate instructions include ASL, ASR, LSL, LSR, RRL, and RRR. Examples of these instructions in terms of Assembler language programming are given below.
- 21. ASL n. When executed, the ASL n instruction causes the computer to arithmetically shift the combined contents of the B- and A-registers left n bits (see Figure 5). The value of n may equal any number from 1 to 16 inclusively, selected as specified in Table 4. Of particular importance in the ASL operation are the following:
- a. The sign (B15) of the two-word quantity remains stationary and unchanged in value.
- b. The most significant bits shifted out of the B-register are discarded.
- c. When vacated due to a left shift, the least significant bit position in the A-register is immediately refilled with a binary zero.

- d. If the value of B14 remains the same as that of B15 (sign) throughout the shifting process, ASL terminates with OVERFLOW cleared. If, however, the values of B14 and B15 do not remain the same throughout the operation, ASL terminates with OVERFLOW set.
 - e. Example: ASL 5.



- *Note that the value of the original B14 is not the same as that of the sign, and that B14 therefore causes OVERFLOW to become set. Note further that the original B12 in this example eventually shifts through the B14 position, at which time it, too, becomes capable of setting OVERFLOW -- if OVERFLOW is not already set.
- 22. ASR n. When executed, the ASR n instruction causes the computer to arithmetically shift the combined contents of the B- and A-registers right n bits (see Figure 5). The value of n may equal any number from 1 to 16 inclusively, selected as specified in Table 4. Of particular impostance in the ASR operation are the following:
- a. The sign (B15) of the two-word quantity remains unchanged in value.
- b. The least significant bits shifted out of the Aregister are discarded.
- c. When vacated due to a right shift, the most significant bit position in the B-register is immediately filled with a bit value equal to that of the sign. In effect, the sign is extended to the right as a result of the ASR operation.
 - d. Example: ASR 5.



- 23. <u>LSL n.</u> Executing the LSL n instruction causes the computer to logically shift the combined contents of the B- and A-registers left n bits (see Figure 6). The value of n may equal any number from 1 to 16 inclusively, selected as specified in Table 4. The most important features of the LSL operation are as follows:
- a. The most significant bits shifted out of position B15 of the $\mbox{\ensuremath{B}-register}$ are discarded.
- b. When vacated due to a left shift, the least significant bit position in the A-register is immediately filled with a binary zero.






Figure 5. EAU Arithmetic Shifts ASL and ASR


Example: LSL 5.



- \underline{LSR} n. Executing the LSR n instruction causes the computer to logically shift the combined contents of the B- and A-registers right n bits (see Figure 6). The value of n may equal any number from 1 to 6 inclusively, selected as specified in Table 4. The most important features of the LSR operation are as follows:
- The least significant bits shifted out of position A0 of the A-register are discarded.
- When vacated due to a logical right shift. B15 is immeidately filled with a binary zero.
 - Example: LSR 5.



- RRL n. Calling the RRL n instruction causes the computer to rotate the combined contents of the Band A-registers to the left n bits (see Figure 7). The value of n may equal any number from 1 to 16 inclusively, selected as specified in Table 4. The most important features of the RRL operation are as follows:
 - No information is discarded. a.
- The most significant bit (B15) rotated out of the B-register reappears as the least significant bit (A0) in the A-register.
 - Example: RRL 7.



RRR n. Calling the RRR n instruction causes the computer to rotate the combined contents of the Band A-registers to the right n bits (see Figure 7). The value of n may equal any number from 1 to 16 inclusively, selected as specified in Table 4. The most important features of the RRR operation are as follows:




Figure 6. EAU Logical Shifts LSL and LSR





Figure 7. EAU Rotate Instructions RRL and RRR

12579-A-7

- a. No information is discarded.
- b. The least significant bit (A0) rotated out of the A-register reappears as the most significant bit (B15) of the B-register.
 - c. Example: RRR 8.



27. HARDWARE LOGIC

- 28. Figures 8 and 9 are the logic diagrams for the two printed circuit boards that comprise the Extended Arithmetic option. Basically, the Extended Arithmetic Timing board (Figure 8, HP Part Number 02116-6196) provides timing signals to the Extended Arithmetic Logic board (Figure 9, HP Part Number 02116-6202). Major functional blocks are identified by shaded areas on the logic diagram for ease of location of functions.
- TIMING BOARD. The option is enabled by a true signal (MAC) to pin 62 of the Timing board. This signal is true when bits 15 through 12 of the instruction word are 1-0-0-0, and bit 10 is 0. The remaining bits (TR0 through TR9 and TR11) code the specific EAU instruction as indicated in Table 4. The Inhibit Processor logic disables the Instruction Register and phase circuits in the processor, permitting the Memory and Phase Control logic to generate the necessary P123 phase signal. The Operation Decoder determines the type of operation to be performed (Arithmetic Shift, Logical Shift, Rotate, Multiply, Divide, Right Shift or Rotate, Double Load, Double Store), and the Operation Cycle Counter, Operation Cycle Decoder, and MP2 Gating logic determine how many memory cycles (or operations) will be used in executing the instruction. The Shift logic provides shift function signals to the Logic board, and the Overflow logic drives the Overflow indicator circuits in the processor. The Operation Exit logic ends the entire operation by advancing the P-Register to the next instruction (via the Logic board), and resetting appropriate EAU circuits.

LOGIC BOARD. The 23 functional blocks indicated by shading in Figure 9 identify each of the functions involved in executing the EAU instructions. The EAU timing signals from the Timing board are shown as inputs at the left of the figure. Basic computer timing signals are shown as inputs at the lower right. Four of the functional blocks are outputs to the R-S-T buses of the computer (SBO, TB15, TB0, RB0). Five blocks provide special EAU bit manipulations (Link, Carry, Sign, Overflow, Shift Overflow). Four blocks provide function signals similar to corresponding function signals in the basic processor (Complement Function, Add Function, Exclusive "Or" Function, Multiplication Add Function). Read and Store signals from the remaining ten blocks enable data transfers to and from the Registers in the same manner as corresponding signals generated on the Instruction Decoder board in the basic processor.

31. EAU HARDWARE MNEMONICS

32. Table 5 lists definitions of mnemonics relating to the Extended Arithmetic option. These include signal names defined for the basic processor, as well as names unique to the EAU option. An X ("Extended Arithmetic") or a B ("Buffered") is used in some cases to identify a signal generated by the option, but is otherwise similar or identical to a signal generated elsewhere in the processor.

33. DIAGNOSTIC PERFORMANCE CHECK

34. Table 6 provides operating procedures and a list of possible error messages which may be encountered in running the Extended Arithmetic Diagnostic program (HP Accessory Number 20422Å). Use this program after installation and periodically thereafter to test hardware operation.

35. REPLACEABLE PARTS

36. Table 7 lists replaceable parts in alphanumerical order of their reference designations, with a description and HP part number for each part. Table 8 summarizes the total quantity of parts in order of HP Part Number. Figures 10 and 11 show the location of all parts on EAU Timing Card 02116-6196 and EAU Logic Card 02116-6202, respectively. To order a replacement part, address the order or inquiry to your local Hewlett-Packard field office.

Table 5. Extended Arithmetic Option Mnemonics

NEW	DEFINITION	NEW	DEFINITION
NEW ADF AS C16 CARX CLF CMFB CRS CTO0 D1-6 D5L8 DIV DL1-4 DLD DS1-4 DST EOFB EPH EPHX EXIT GATE IIR IIRX IOSB ISG LINK LS MAC MAF MD1-5 MD2G MP1-5 MPY OASL OC0-3 OCC OVD OVF OVR	DEFINITION Add Function Arithmetic Shift Carry flip-flop (EAU) Clear Flag signal Complement Function, Buffered Control Reset signal to I/O Counter at Operational Zero Divide operation cycles 1-6 D5, Loop 8 Divide Double Load operation cycles 1-4 Double Store operation cycles 1-4 Double Store Exclusive Or Function, Buffered Enable Phase Signal Enable Phase flip-flop (EAU) Exit MAC operation sequence Gate flip-flop Inhibit Instruction Register IIR flip-flop (EAU) I/O Switch address, Buffered Inhibit Strobe Generator Link flip-flop Left Shift Macro group, decoded Multiplication Add Function Multiply/Divide operation cycles 1-5 MD2, Gated Multiply operation cycles 1-5 Multiply Overflow due to Arithmetic Shift Left OCC flip-flops 0-3 Operation Cycle Counter Overflow flip-flop Overflow Register	P1RB P1SB P123 PH1 PH5 RARB RB0-15 RBRB RF2 RMSB RSDS RSET RT RTSB SB0-15 SDD SDV SIGN SLMB SL14B SMD SMR SQT SRCS SRMB STF SWSA SWSB SWST T0-7 TB0-15 TEV TOD	Plus 1 onto R Bus Plus 1 onto S Bus PH1-PH2-or-PH3 signal Phase 1, fetch Phase 5, optional Read A onto R Bus R Bus bits 0-15 Read B onto R Bus Run flip-flop 2 Read M onto S Bus Rotate Rotate at T5 Read P onto R Bus Reset, Double Store Operation Reset CARX flip-flop (EAU) Right shift or rotate Read T onto S Bus S Bus bits 0-15 Sign of the Dividend Sign of the Divisor Sign of the Operand Shift Left Magnitude, Buffered Shift Left bit 14, Buffered Sign of the Multiplicand Sign of the Multiplier Sign of the Quotient Shift/Rotate Count Started Shift Right Magnitude, Buffered Set Flag, decoded Switch Store into A Switch Store into B Switch Store into P Switch Store into T Time Periods 0-7 T Bus bits 0-15 Time bits, Even numbered (T0, T2, T4, T6) Time bits, Odd numbered (T1, T3, T5, T7) Time Strobe

EXTENDED ARITH. UNIT DIAGNOSTIC

ASMB,A,B,L,T
THIS DIAGNOSTIC ALLOWS THE TESTING OF ALL THE EAU FUNCTIONS WITH THE OPERATOR BEING ABLE TO SELECT ANY COMMINATIONS OF EAU FUNCTIONS BEING OMITTED BY SETTING THE SW. REG.

THE CONTROL OPTIONS ARE:

```
D = MONTIOR THE NO. OF TEST CYCLES COMPLETED
BIT
      1 = MONTIOR THE RANDOM NO. GEN.
BIT
      2 = SKIP THE INDIRECT TESTS
      3 = SUPPRESS THE RANDOM NO. GEN. AND DIVISOR
RIT
BIT
      4 = LOAD THE RANDOM NO. FROM THE SW. REG.
      5 = LOAD THE DIVISOR FROM THE SW. REG.
BIT
      5 = PRINT OUT NUMBERS IN OCTAL
SIT
BIT
      7 = SKIP THE ROTATE TEST
      8 = SKIP THE LOGICAL SHIFT TEST
BIT
      9 = SKIP THE ARITH. SHIFT TEST
BIT
BIT 10 = SKIP THE DOUBLE LOAD TEST
    11 = SKIP THE BOUBLE STORE TEST
12 = SKIP THE MULITPLY/DIVIDE TEST
BIT
RIT
BIT 13 = BYPASS TELETYPE PRINT OUT
BIT 14 = OUTPUT IS ON SERVAL TELETYPE
BIT 15 = EXIT-HALT TEST
```

PROGRAM CONTROLED HALTS ARE:

```
HALT 1 = XX1B SET SW. REG. FOR CONTROL OPTIONS
HALT 2 = XX2B EXIT-PUSH RUN TO RESTARF
HALT 3 = XX3B PUT MSB INTO SW. REG.
HALT 4 = XX4B PUT LS9 INTO SW. REG.
HALT 5 = XX5B PUT DIVISOR INTO SW. REG.
HALT 6 = XX6B CHECK FOR CAUSE OF ERROR-PUSH RUN TO RESTAR
```

TO START TEST:

- 1 SET SW. REG. TO 2000
- 2 PUSH LOAD ADDRESS
- 3 SET SAL REG. FOR TTY I/O , SER. OR PARRALLEL TTY, TTY PRINT
- 4 PUSH PRESET
- 5 PUSH RUN

AFTER TURNING COMPUTER OFF:

- 1 SET SW. REG. TO 2017
- 2 PUSH LOAD ADDRESS
- 3 SET SW. REG. FOR CONTROL OPTIONS
- 4 PUSH PRESET
- 5 PJSH RUN

32200

The english was 19

An is a

delato

ORG 2090B SUP

EXTENDED ARITH. UNIT DIAGNOSTIC

```
*****
    ERROR SUB ROUTINES
 03503 013504 ERRDS DEF ++1
 23604 042111 ASC 6, DIVIDE ERROR
03612 106512 OCT 106612
03613 042111 ASC 4, DIVISOR
  03517 003516 ERRDE DEF *-1
  03520 003521 ERRMS DEF ++1
 23621 046525 ASC 7, MULTIPLY ERROR
  03630 106512
                     OCT 186512
  03631 003530 ERRME DEF *=1
 03632 003633 MPYCS DEF *+1
  03633 045525
                     ASC 8, MULTIPLICAND(A) =
  23643 023542 MPYCE DEF *-1
 03644 003545 MPYRS DEF ++1
  23645 245525
                     ASC S.MULTIPLIER(DATA) =
  23656 003555 MPYRE DEF ★-1
  03557 003550 MOVS DEF *+1
                     ASC 13.MPY EXIT WITH OVERFLOW SET
  83650 B46520
  33575 105512
                      OCT 106612
 03676 003575 MOVE DEF *-1
 23577 203700 LSZES DEF *+1
  Ø3700 Ø55105
                      ASC 17, ZEROS NOT SHIFTED IN DURING LOGSR
 03721 105512
                      OCT 196612
  03722 003721 LSZEE DEF *-1
  03723 003724 ASZES DEF *+1
                      ASC 16, ZEROS NOT SHIFTED IN DURING ARSR
 03724 055125
  03744 105512
                     DCT 106612
  03745 003744 ASZEE DEF *-1
  33746 003747 ASUES DEF ++1
 03747 047516
03767 106512
                     ASC 16,0NES NOT SHIFTED IN DURING ARSR OCT 106612
  03776 003767 ASUEE DEF *-1
 24200
                      ORG 4000B
  04000 004701 MTMS DEF ++1
 24731 047117
                     ASC 12,NO. OF TESTS COMPLETED=
  24915 004214 MTME DEF *-1
 04016 004017 ERRS DEF *+1
                      ASC 7, TOTAL ERRORS=
  04017 020124
  74726 004725 ERRE DEF *-1
  04027 004030 MINDS DEF *+1
 34330 046195 ASC 9, LEVEL OF INDIRECT=
34041 004340 MINDE DEF *-1
 04942 004943 MEROS DEF *+1
 04943 051117
                      ASC 6, ROTATE ERROR
 24751 106512
                      OCT 106612
 04052 004051 MERGE DEF *-1
```

Table 6. Diagnostic Procedures (Cont'd)

```
04753 004754 MELSS DEF *+1
             ASC 10, LOGICAL SHIFT ERROR
24754 020114
24356 136512
                   OCT 106612
04067 004766 MELSE DEF *-1
04070 004371 MEASS DEF *+1
                   ASC 10, ARITH. SHIFT ERROR
24071 020131
04173 105512
                   OCT 186612
34134 884133 MEASE DEF *-1
04105 004106 DATAS DEF *+1
04126 042121
                  ASC 6, DATA+1, DATA=
04114 004113 DATAE DEF +-1
34115 394116 TRANS DEF *+1
04116 U52122
                   ASC 7, TRANSFER: B.A.
24125 024124 TRANE DEF +-1
04126 004127
             MULDS DEF #+1
24127 225124
              ASC 9,,DOUBLE LOAD ERROR
24140 125512
                   OCT 106612
24141 024149 MOLDE DEF *-1
84142 984143 MUSTS DEF *+1
04143 225134
                   ASC 10,, DOUBLE STORE ERROR
24155 105512
                   OCT 106612
34156 334155 MDSTE DEF *-1
24157 024160 NHORS DEF *+1
0415F 044111
                   ASC 8, HIGH ORDER NO. =
04170 004157 MHURE DEF +-1
04171 004172 MLORS DEF ++1
34172 028114
                 ASC 8, LOW ORDER NO.=
34232 484381 MLORE DEF *-1
34203 004234 MCNTS DEF #+1
34244 845117
                   ASC 7, LOOP COUNTER=
04213 004212 MCNTE DEF *=1
34214 004215 EDIVS DEF *+1
04215 042111
                   ASC 7, HIVIDEND(8, A)=
34224 004223 EDIVE DEF *-1
24225 204226 EQUTS DEF *+1
24226 052525
                   ASC 6, QUOTIENT(A)=
34234 984253 EQUTE DEF +-1
34235 034236 EQXMS DEF *+1
                   ASC 5,0XM(B,A)=
04236 Ø59530
34243 MA4242 EQXME DEF *-1
34244 834245 GXMRS DEF *+1
04245 050530
                   ASC 3, QXM+R=
24250 004247 GXMRE DEF *-1
34251 094252 REMAS DEF ++1
24252 051135
                   ASC 7, REMAINDER (B) =
04261 004260 REMAE DEF +-1
04262 004263 MOCS DEF *+1
             ASC 12,"HDWR OVF=0,SOFTW OVF=1"
04263 W21110
04277 105512
                   OCT 186612
04300 004277 MOCE DEF *-1
24321 004322 MOSS DEF *+1
04302 021110 ASC 12,"HDWR DVF=1,SOFTW DVF=0"
04316 106612
                    OCT 106612
24317 024316 MOSE DEF *-1
```

Table 6. Diagnostic Procedures (Cont'd)

```
24320 204321 MEHIS DEF *+1
24321 044111
                    ASC 4, HI ORDER
24325 234324 MEHIE DEF *-1
34326 004327 MELUS DEF *+1
                   ASC 4.LO ORDER
84327 046112
04333 004332 MELUE DEF +-1
24334 004335 MERRS DEF *+1
                    ASC 12, CHECH FOR CAUSE OF ERROR
04335 041510
24351 125512
                    DCT 106612
24352 954125
                    ASC 10, PUSH RUN TO RESTART
24354 105512
                   OCT 106612
34355 034354 MERRE DEF *=1
04356 004357 MMSBS DEF *+1
24367 126512
                    OCT 106612
34376 253125
                    ASC 10, PUT MSB INTO SW.REG.
34432 105512
                   OCT 106612
ASC 4, PUSH RUN
24423 857125
24497 105512
                   OCT 106612
24410 004407 MMSBE DEF *-1
24411 204412 MLSBS DEF *+1
                    ASC 10, PUT LSS INTO SW.REG.
24412 058125
                    OCT 106612
24424 125512
04425 050125
                    ASC 4, PUSH RUN
24431 106512 OCT 106
24432 204431 MLSBE DEF *-1
                    00T 146612
74433 004434 MDVSS DEF *+1
                    ASC 13, PUT DIVISOR INTO SW. REG.
24434 052125
04451 105512
                    OCT 106612
04452 V5V125
                    ASC 4, PUSH RUN
                    OCT 196612
24456 186512
84457 884456 MIVSE DEF +-1
44460 004451 MOPTS DEF *+1
04451 105512
                    OCT 106612
                                CARRIAGE RETURN, LINE FEED
34452 Ø51595
                    ASC 21.SET SW. REG. FOR CONTROL OPTIONS-PUSH R
345.17 105512
                    OCT 106612
24510 004537 MOPTE DEF *-1
04511 004512 EXITS DEF *+1
24512 042530
                  ASC 12.EXIT-PUSH RUN TO RESTART
24526 105512
                    OCT 106612 CARRIAGE RETURN, LINE FEED
04527 004526 EXITE DEF *-1
04530 004531 OCTAS DEF *+1
24531 222250
                   ASC 4, (OCTAL)
04535 004534 OCTAE DEF +-1
```

Table 7. Replaceable Parts

Reference Designation	₩ Part No.	Description #	No
			}
	02116-6196	EXTENDED ARITHMETIC TIMING	
	02116-8196	BOARD: BLANK PC	
C1-			
C6	0180-0197	C:FXD ELECT 2.2 UF 10% 20VDCW	
MC12	1820-0956	INTEGRATED CIRCUIT	
MC13	1820-0954	INTEGRATED CIRCUIT	
MC14	1820-0967	INTEGRATED CIRCUIT	
MC15	1820-0954	INTEGRATED CIRCUIT	l
MC16	1820-0965	INTEGRATED CIRCUIT	į
MC17	1820-0956	INTEGRATED CIRCUIT	
MC22	1820-0952	INTEGRATED CIRCUIT	
MC 23	1820-0971744	INTEGRATED CIRCUIT	
MC 24	1820-0967	INTEGRATED CIRCUIT	i
MC 25	1820-0954	INTEGRATED CIRCUIT	
MC 27	1820-0956	INTEGRATED CIRCUIT	
M C Z 6	1320-0965	CC 19	
MC32	1820-0952	INTEGRATED CIRCUIT	1
MC 33	1820-0971	INTEGRATED CIRCUIT	
MC34	1820-0967	INTEGRATED CIRCUIT	i
MC35	1820-0954	INTEGRATED CIRCUIT	1
MC 36	1820-0956	INTEGRATED CIRCUIT	
MC 37	1820-0956	INTEGRATED CIRCUIT	
MC42	1820-0956	INTEGRATED CIRCUIT	1
MC43	1820-0956	INTEGRATED CIRCUIT	1
MC44 MC45	1820-0967 1820-0953	INTEGRATED CIRCUIT INTEGRATED CIRCUIT	
Hers	1020-0755		
MC46	1820-0956	INTEGRATED CIRCUIT	- 1
MC47	1820-0956	INTEGRATED CIRCUIT	
MC52	1820-0965	INTEGRATED CIRCUIT	1
MC53	1820-0966	INTEGRATED CIRCUIT	1
MC 54	1820-0953	INTEGRATED CIRCUIT	
MC55	1820-0971	INTEGRATED CIRCUIT	
MC56	1820-0965	INTEGRATED CIRCUIT	
MC57	1820-0956	INTEGRATED CIRCUIT	
MC62	1820-0953	INTEGRATED CIRCUIT	
MC 63	1820-0967	INTEGRATED CIRCUIT	
MC44	1820-0966		
MC64 MC66	1820-0953 1820-0965	INTEGRATED CIRCUIT INTEGRATED CIRCUIT	
MC67	1820-0966	INTEGRATED CIRCUIT	
MC73	1820-0967	INTEGRATED CIRCUIT	
MC 74	1820-0953	INTEGRATED CIRCUIT	
MC75	1820-0964	INTEGRATED CIRCUIT	
MC76	1820-0965	INTEGRATED CIRCUIT	
MC77	1820-0954	INTEGRATED CIRCUIT	
MC82	1820-0965	INTEGRATED CIRCULT	
٠			
!			
	l l		l

Table 7. Replaceable Parts (Cont'd)

Reference Designation	⊕ Part No.	Description #	N
į			
MC83	1820-0966	INTEGRATED CIRCUIT	
MC84	1820-0968	INTEGRATED CIRCUIT	
MC85	1820-0971	INTEGRATED CIRCUIT	
MC 86	1820-0965	INTEGRATED CIRCUIT	
MC87	1820-0952	INTEGRATED CIRCUIT	
MC 93	1820-0965	INTEGRATED CIRCUIT	
MC94	1820-0971	INTEGRATED CIRCUIT	i
MC95	1820-0971	INTEGRATED CIRCUIT	
MC96	1820-0968	INTEGRATED CIRCUIT	
MC97	1820-0964	INTEGRATED CIRCUIT	
MCIOS-	1820-0965	14	
MC103	1820-0965	INTEGRATED CIRCUIT	
MC104	1820-0965	INTEGRATED CIRCUIT	
MC106	1820-0968	INTEGRATED CIRCUIT	
MC107	1820-0964	INTEGRATED CIRCUIT	ļ
MC114	1820-0952	INTEGRATED CIRCUIT	ŀ
	1020-07J6	ENTERNATED SENSOLI	
MC115	1820-0964	INTEGRATED CIRCUIT	
MC116	1820-0968	INTEGRATED CIRCUIT	
MC117	1820-0964	INTEGRATED CIRCUIT	
MC124	1820-0964	INTEGRATED CIRCUIT	
MC125	1820-0965	INTEGRATED CIRCUIT	
MC126	1820-0968	INTEGRATED CIRCUIT	
MC127	1820-0964	INTEGRATED CIRCUIT	
	02116-6202	EXTENDED ARITHMETIC LOGIC	
	02116+8202	BOARD: BLANK PC	
C1-			
Č6	0180-0197	C:FXD ELECT 2.2 UF 10% 20VDCW	
MC14	1820-0966	INTEGRATED CIRCUIT	
MC15	1820-0966	INTEGRATED CIRCUIT	
MC16	1820-0966	INTEGRATED CIRCUIT	
MC17	1820-0956	INTEGRATED CIRCUIT	
MC22	1820-0965	INTEGRATED CIRCUIT	
	1820-0964	INTEGRATED CIRCUIT	
MC 23	1820-0904	INTEGRATED CIRCUIT	j
MC24	1820-0971	INTEGRATED CIRCUIT	
MC25	1820-0971	INTEGRATED CIRCUIT	
MC 26	1820-0971	INTEGRATED CIRCUIT	
MC 27	1820-0956	INTEGRATED CIRCUIT	
MC33	1820-0966	INTEGRATED CIRCUIT	
MC34	1820-0965	INTEGRATED CIRCUIT	
MC35	1820-0971	INTEGRATED CIRCUIT	
MC36	1820-0971	INTEGRATED CIRCUIT	
MC37	1820-0956	INTEGRATED CIRCUIT	
MC42	1820-0952	INTEGRATED CIRCUIT	
MC43	1820-0968	INTEGRATED CIRCUIT	
MC44	1820-0953	INTEGRATED CIRCUIT	
ļ			
i			[


Table 7. Replaceable Parts (Cont'd)


Reference Designation	⊕ Part No.	Description #	Not
MC45	1820-0953	INTEGRATED CIRCUIT	
MC46	1820-0971	INTEGRATED CIRCUIT	
MC47	1820-0952	INTEGRATED CIRCUIT	
MC51	1820-0954	INTEGRATED CIRCUIT	1
MC52	1820-0971	INTEGRATED CIRCUIT	
MC53	1820-0966	INTEGRATED CIRCUIT	
NC54	1820-0971	INTEGRATED CIRCUIT	1
MC55	1820-0971	INTEGRATED CIRCUIT	
MC 56	1820-0971	INTEGRATED CIRCUIT	
MC 57	1820-0956	INTEGRATED CIRCUIT	
MC61	1820-0964	INTEGRATED CIRCUIT	
MC62	1820-0952	INTEGRATED CIRCUIT	
MC63	1820-0952	INTEGRATED CIRCUIT	
MC64	1820-0966	INTEGRATED CIRCUIT	
MC65	1820-0953	INTEGRATED CIRCUIT	
MC66	1820-0953	INTEGRATED CIRCUIT	
MC67	1820-0956	INTEGRATED CIRCUIT	
MC72	1820-0952	INTEGRATED CIRCUIT	
MC73	1820-0968	INTEGRATED CIRCUIT	
MC75	1820-0966	INTEGRATED CIRCUIT	
MC 76	1820-0964	INTEGRATED CIRCUIT	1
MC77	1820-0971	INTEGRATED CIRCUIT	
MC82	1820-0966	INTEGRATED CIRCUIT	ŀ
MC83	1820-0966	INTEGRATED CIRCUIT	1
MC 84	1820-0971	INTEGRATED CIRCUIT	
MC 85	1820-0971	INTEGRATED CIRCUIT	
MC86	1820-0956	INTEGRATED CIRCUIT	İ
MC87	1820-0971	INTEGRATED CIRCUIT	
MC91	1820-0965	INTEGRATED CIRCUIT	į.
MC92	1820-0964	INTEGRATED CIRCUIT	
MC 93	1820-0954	INTEGRATED CIRCUIT	
MC94	1820-0964	INTEGRATED CIRCUIT	
MC95	1820-0966	INTEGRATED CIRCUIT	
MC96	1820-0971	INTEGRATED CIRCUIT	1
MC97	1820-0956	INTEGRATED CIRCUIT	
MC 101	1820-0965	INTEGRATED CIRCUIT	
MC102	1820-0965	INTEGRATED CIRCUIT	
MC103	1820-0966	INTEGRATED CIRCUIT	l
MC104	1820-0966	INTEGRATED CIRCUIT	
MC105	1820-0966	INTEGRATED CIRCUIT	
MC106	1820-0971	INTEGRATED CIRCUIT	
MC107	1820-0966	INTEGRATED CIRCUIT	
MC112	1820-0968	INTEGRATED CIRCUIT	
MC113	1820-0966	INTEGRATED CIRCUIT	
MC114	1820-0953	INTEGRATED CIRCUIT	
MC115	1820-0966	INTEGRATED CIRCUIT	
MC116	1820-0964	INTEGRATED CIRCUIT	
MC117	1820-0956	INTEGRATED CIRCUIT	
MC122	1820-0964	INTEGRATED CIRCUIT	
MC123	1820-0971	INTEGRATED CIRCUIT	
MC124	1820-0966	INTEGRATED CIRCUIT	
MC125	1820-0953	INTEGRATED CIRCUIT	
MC126	1820-0964	INTEGRATED CIRCUIT	
MC127	1820-0954	INTEGRATED CIRCUIT	l l


[#] See introduction to this section for ordering information

Table 8. Part Number Index

p Part No.	Description #	Mfr.	Mfr. Part No.	_	TQ
0180-0197 1820-0952 1820-0953	C:FXD ELECT 2.2 UF 10% 20VDCW Integrated circuit Integrated circuit	56289 28480 28480			12 9 11
1820-0954 1820-0956 1820-0964	INTEGRATED CIRCUIT INTEGRATED CIRCUIT INTEGRATED CIRCUIT	28480 28480 28480	1820-0954 1820-0956		18 15
1820-0965 1820-0966 1820-0967	INTEGRATED CIRCUIT INTEGRATED CIRCUIT INTEGRATED CIRCUIT	28480 28480 28480	1820-0965 1820-0966	19 22	.16 .20 6
1820-0968 1820-0971 02116-6196 02116-6202 02116-8196	INTEGRATED CIRCUIT INTEGRATED CIRCUIT EXTENDED ARITHMETIC TIMING EXTENDED ARITHMETIC LOGIC BOARD:BLANK PC	28480 28480 04404 04404		22	8 23 1 1 1
02116-8202	BOARD:BLANK PC	04404	02116-8202		1
				İ	
					:










Figure 9. Extended Arithmetic Logic Board




Figure 10. Components on EAU Timing Card




Figure 11. Components on EAU Logic Card

CERTIFICATION

The Hewlett-Packard Company certifies that this instrument was thoroughly tested and inspected and found to meet its published specifications when it was shipped from the factory. The Hewlett-Packard Company further certifies that its calibration measurements are traceable to the U.S. National Bureau of Standards to the extent allowed by the Bureau's calibration facility.

WARRANTY AND ASSISTANCE

All Hewlett-Packard products are warranted against defects in materials and workmanship. This warranty applies for one year from the date of delivery, or, in the case of certain major components listed in the operating manual, for the specified period. We will repair or replace products which prove to be defective during the warranty period. No other warranty is expressed or implied. We are not liable for consequential damages.

For any assistance contact your nearest Hewlett-Packard Sales and Service Office.



SUPPLEMENT FOR OPERATING AND SERVICE

25 AUGUST 1971

MANUAL IDENTIFICATION

Manual Serial No. Prefix: N/A

Manual Printed:

15 May 1968

Manual Part Number:

12579-9001

SUPPLEMENT DESCRIPTION

The purpose of this supplement is to adapt the manual to instruments containing production improvements made subsequent to the printing of the manual and to correct manual errors. Enter the new information (or the Change Number, if more convenient) into the appropriate places in the manual, identified at left.

INSTRUMENT CHANGES

Serial No. Prefix	Change
ļ	
	,
	1

ASSEMBLY CHANGES

Ref Des	Description	HP Part No.	Rev	Changes
	Extended Arithmetic Timing Board	02116-6196	E-839-6	1

Errata A and B and Change 1 dated 16 October 1968.

Errata C dated 13 June 1969.

Errata D through P dated 18 March 1970.

Errata Q through S dated 8 June 1970.

Errata T through Z dated 25 November 1970.

Errata AA and AB dated 15 December 1970.

Errata AC through AG dated 1 March 1971.

Errata AH dated 25 August 1971.

US-1

11000 Wolfe Road, Cupertino, California 95014, Tel. (408) 257-7000, TWX 910-338-0221

Europe: 1217 Meyrin-Geneva, Switzerland • Cable "HEWPACKSA" Tel. (022) 41.54.00

Α

Make the following changes to Figure 8, Extended Arithmetic Timing Board:

a. Below the Operation Decoder area (lower-left) of the diagram, change the microcircuit designations as follows:


change MC64B to MC97B change MC64A to MC115A change MC37B to MC87B

 At pin 59 of the diagram (lower-right), change the signal mnemonic from "MD2G" to "GATE".

В

Make the following changes to Figure 9, Extended Arithmetic Logic Board:

- a. At the left edge of the diagram just below signal MD2 at pin 16, add input signal TS at pin 29.
- b. At the lower-left corner of the diagram, change the output pin for signal RBO from pin 93 to pin 43.
- c. In the "Output to TB15" area (upper-left) of the diagram, at pin 3 of "and" gate MC126A, change the signal from "MD2" to "RB15".
- d. In the "Output to TBO" area (upper-left) of the diagram, at the input to "and" gate MC114A, reverse the numbering of the input pins.
- e. Below the "Output to TBO" area (middle-left) of the diagram, change the designation of "and" gate MC125C to MC114C.
- f. In the "Store in A" area (upper-center) of the diagram, at the input to "and" gate MC94C, change the input pin 5 to pin 7.
- g. In the "Store in T" area (upper-right) of the diagram, at the input to "and" gate MC36B, reverse the numbering of the input pins.
- h. Below the "Store in T" area (middle-right) of the diagram, at the input to "and" gate MC14B, change the input pin 2 to pin 4.
- i. In the "Read T" area (lower-right) of the diagram, at the input to "and" gate MC35D, reverse the numbering of the input pins.
- At the lower-left of the diagram between the "Output to RBO", "Carry", and "Sign" areas, add the following circuit diagram.



C and D

Replaced by ERRATA changes AE and AF.


Ε

Replaced by ERRATA change U.

F

Page 9, table 5. Delete signal mnemonic MD2G.

ERRATA	DESCRIPTION		
• G	Page 14, table 7. Change the part number for integrated circuit MC23 from 1820-0971 to "1820-0966".		
н	Page 14, table 7. Add "MC26, 1820-0965, Integrated Circuit" in the appropriate columns.		
ı	Page 14, table 7. Add "MC65, 1820-0966, Integrated Circuit" in the appropriate columns.		
J	Page 15, table 7. Add "MC105, 1820-0965, Integrated Circuit" in the appropriate columns.		
K	Page 17/18, table 8. Change the amount figures in the "TQ" column as follows:		
	1820-0965 from 16 to 19. 1820-0966 from 20 to 22 1820-0971 from 23 to 22		
L .	Page 19/20, Figure 8. In the "Operation Cycle Decoder" area (upper-left) of the diagram, at "and" gate MC35B input pin 9, show input pin 9 connected to the line common to input pins 3 and 2 of "and" gates MC45B and MC15A respectively. Remove the connection to output pin 10 of MC44.		
M	Page 19/20, Figure 8. In the upper-right of the diagram, change the ground signal from "GRD" to GND.		
N	Page 21/22, Figure 9. In the lower-left of the diagram, change the ground signal from "GRD" to GND.		
О	Page 21/22, Figure 9. In the upper-left of the diagram, immediately following the words "EAU LOGIC (02116-6202)", add "REV. 737".		
P	Page 19/20, Figure 8. In the upper-left of the diagram, immediately following the words "EAU TIMING (02116-6196)", add "REV. 737".		
Q, R, and S	Replaced by ERRATA changes AE and AF.		
Т	Page 1, paragraphs 2 and 4. Change all references to "2116A/2115A Computers" to read "2115A or 2116A/B/C Computers."		
U	Page 1, table 3. Change "HP 2116A/B" to "HP 2116A/B/C."		
V	Page 1. Enter the part no. of the manual in the lower left corner of the page, as follows: 12579-9001.		
W and X	Replaced by ERRATA changes AE and AF.		
Y .	Page 21/22, figure 9, Extended Arithmetic Logic Board. Add an "and" gate (MC77D) to the left side of the "Store in B" circuit as follows:		



Z

Page 3, table 4. Under the heading "*n=number of shifts or rotates" change to read as follows:

1 = 1 shift or rotate

2 = 2 shifts or rotates

3 = 3 shifts or rotates

4 = 4 shifts or rotates

5 = 5 shifts or rotates

6 = 6 shifts or rotates

7 = 7 shifts or rotates

10 = 8 shifts or rotates

11 = 9 shifts or rotates

12 = 10 shifts or rotates

13 = 11 shifts or rotates

14 = 12 shifts or rotates

15 = 13 shifts or rotates

16 = 14 shifts or rotates

17 = 15 shifts or rotates

0 = 16 shifts or rotates

AA

Page 9, table 5. Add a signal mnemonic definition to the table as follows:

NEW	DEFINITION
TRO-15	T-register bits 0-15

AΒ

Page 19/20, Figure 8. In the lower right of the diagram, connect a line from pin 1 of gate MC23A to the border line of the diagram. Label the line with pin number "50" and mnemonic "AS," at the border line.

AC

Page 1, following paragraph 2. Add paragraphs 2A and 2B as follows:

2A. CURRENT REQUIRED FROM COMPUTER.

2B. To operate its logic circuits, the EAU option requires 4.68 amperes from the +4.5-volt computer power supply and 3.3 amperes from the -2-volt computer power supply.

AD

Page 1, table 2. Change table to read as follows:

Table 2. Shift-Rotate Execution Times

NUMBER OF SHIFTS	EXECUTION TIMES			
OF ROTATIONS	2115	2116A/B/C		
1 to 4	4.0 μs	3.2 μs		
5 to 8	6.0 μs	4.8 μs		
9 to 12	8.0 μs	6.4 μs		
13 to 16	10.0 μs	8.0 μs		

Note

ERRATA changes AE and AF replace all previous diagnostic program data with references to the new diagnostic program procedures contained in the Manual of Diagnostics.

ERRATA	DESCRIPTION
AE	Page 8, paragraph 34. Replace paragraph 34 with the following paragraph:
	34. The EAU may be checked using the Diagnostic Program Procedures, part no. 12579-90013, contained in the Manual of Diagnostics. These diagnostic procedures confirm proper operation of the EAU by running non-EAU subroutines and EAU instructions with the same arguments and then comparing the actual results with the expected results.
AF	Pages 10 through 13, table 6. Delete table 6 entirely.
AG	Page 19/20, Figure 8. At the top-center of the diagram, change pin 6 designation from DS34 to DS3,4.
AH	Page 19/20, Figure 8. At the upper-left of the diagram, in the "OPERATION CYCLE COUNTER" area, change the signal designation at pin 1 of MC77A from "T3" to "TOD".

1

Note

Determine whether the following change information is applicable to the assembly installed in the computer before changing the manual.

Make the following change to Extended-Arithmetic Timing Board (part no. 02116-6196, Rev. 839).

- a. Page 19/20, Figure 8. In the Operation Cycle Counter area (upper-left) of the diagram, at "and" gates MC54C and MC64C, change the timing signal at input pins 9 from T3 to "T4".
- b. Page 19/20, Figure 8. In the upper-left of the diagram, immediately following the words "EAU TIMING (02116-6196)", add "REV. 839".

EXTENDED ARITHMETIC UNIT

model 12579A

(EAU)

UPDATING SUPPLEMENT 8 JUNE 1970

MANUAL IDENTIFICATION

Manual Serial Prefixed: --

Manual Printed: 15 May 1968

Manual Part Number: 12579-9001

SUPPLEMENT DESCRIPTION

The purpose of this supplement is to correct manual errors (Errata) and to adapt the manual to instruments containing production improvements made subsequent to the printing of the manual. Enter the new information (or the Change Number, if more convenient) into the appropriate places in the manual, identified at left.

INSTRUMENT CHANGES

Prefix-Serial	Changes

ASSEMBLY CHANGES

Ret Des	Description	HP Part No.	Rev	Changes
	Extended Arithmetic Timing Board	02116- 6196	E-839- 6	1

NOTE:

Errata A through B dated 16 OCT 68.

Errata C dated 13 JUNE 69.

Errata D through P dated 18 MAR 70.

Errata Q through S dated 8 JUN 70.

Change 1 dated 16 OCT 68.


- A. Make the following changes to Figure 8, Extended Arithmetic Timing Board:
 - a. Below the Operation Decoder area (lower-left) of the diagram, change the microcircuit designations as follows.

change MC64B to MC97B change MC64A to MC115A change MC37B to MC87B

- b. At pin 59 of the diagram (lower-right), change the signal mnemonic from 'MD2G' to 'GATE'.
- B. Make the following changes to Figure 9, Extended Arithmetic Logic Board:
 - a. At the left edge of the diagram just below signal MD2 at pin 16, add input signal TS at pin 29.
 - b. At the lower-left corner of the diagram, change the output pin for signal RBO from pin 93 to pin 43.
 - c. In the 'Output to TB15" area (upper-left) of the diagram, at pin 3 of 'and' gate MC126A, change the signal from 'MD2" to 'RB15".
 - d. In the 'Output to TBO' area (upper-left) of the diagram, at the input to 'and' gate MC114A, reverse the numbering of the input pins.
 - e. Below the 'Output to TBO' area (middle-left) of the diagram, change the designation of 'and' gate MC125C to MC114C.
 - f. In the 'Store in A' area (upper-center) of the diagram, at the input to 'and' gate MC94C, change the input pin 5 to pin 7.

B. (Cont)

- g. In the "Store in T" area (upper-right) of the diagram, at the input to "and" gate MC36B, reverse the numbering of the input pins.
- h. Below the 'Store in T" area (middle-right) of the diagram, at the input to 'and' gate MC14B, change the input pin 2 to pin 4.
- i. In the 'Read T' area (lower-right) of the diagram, at the input to 'and' gate MC35D, reverse the numbering of the input pins.
- j. At the lower-left of the diagram between the 'Output to RBO", 'Carry", and 'Sign" areas, add the following circuit diagram.



- C. Page 10, table 6, Diagnostic Procedures. Delete the paragraphs at the bottom of the page entitled "TO START TEST" and "AFTER TURNING COMPUTER OFF".
- D. Page 10, table 6, Diagnostic Procedures. Add the following steps immediately after the "PROGRAM CONTROLLED HALTS" paragraph.
 - 1. Load the extended arithmetic diagnostic test tape (no. 20422A).
 - 2. Set the switch register to 002000 and press the LOAD ADDRESS switch.

- D. (Cont)
- 3. Set the switch register to the select code of the teleprinter. (For serial teleprinters, set switch register bit 14 to "1".)
- 4. Press the PRESET switch, then the RUN switch. The teleprinter will print out "set switch register for control options".
- 5. Press the PRESET switch, then the RUN switch. Set the switch register bit zero momentarily to "1" and then to "0".
- 6. The teleprinter will print out the number of tests completed if the diagnostic is being executed correctly. The teleprinter will also print out all errors.
- 7. After running the diagnostic for approximately 12 minutes, if the switch register bit 6 is a "1", the teleprinter will print out "no. of tests completed = (octal) 000002, 000000". If the switch register bit 6 is a "0", the teleprinter will print out "no. of tests completed = 131072".
- 8. To exit from the diagnostic, set switch register bit 5 to "1".
- E. Page 1, table 3. In the "Computer Model" column, change HP2116A to read "HP2116A/B".
- F. Page 9, table 5. Delete signal mnemonic MD2G.
- G. Page 14, table 7. Change the part number for integrated circuit MC23 from 1820-0971 to "1820-0966".
- H. Page 14, table 7. Add 'MC26, 1820-0965, Integrated Circuit' in the appropriate columns.
- I. Page 14, table 7. Add 'MC65, 1820-0966, Integrated Circuit' in the appropriate columns.

- J. Page 15, table 7. Add 'MC105, 1820-0965, Integrated Circuit' in the appropriate columns.
- K. Page 17/18, table 8. Change the amount figures in the "TQ" column as follows:

1820-0965 from 16 to 19 1820-0966 from 20 to 22 1820-0971 from 23 to 22

- L. Page 19/20, Figure 8. In the "Operation Cycle Decoder" area (upper-left) of the diagram, at "and" gate MC35B input pin 9, show input pin 9 connected to the line common to input pins 3 and 2 of "and" gates MC45B and MC15A respectively. Remove the connection to output pin 10 of MC44.
- M. Page 19/20, Figure 8. In the upper-right of the diagram, change the ground signal from 'GRD' to GND.
- N. Page 21/22, Figure 9. In the lower-left of the diagram, change the ground signal from "GRD" to GND.
- O. Page 21/22, Figure 9. In the upper-left of the diagram, immediately following the words 'EAU LOGIC (02116-6202)", add 'REV. 737".
- P. Page 19/20, Figure 8. In the upper-left of the diagram, immediately following the words 'EAU TIMING (02116-6196)", add 'REV. 737".

- Q. Page 8, paragraph 34. In fourth line, change revision suffix of HP Accessory Number from "A" to "B".
- R. Page 10, table 6, Diagnostic Procedures. In step 1 of the operating procedure, change revision suffix of diagnostic test tape number from "A" to "B". (The operating procedure was added to table 6 by incorporating Errata D of this supplement.)
- S. Pages 11, 12, and 13, table 6, Diagnostic Procedures. If using diagnostic test tape number 20422B or a later revision, delete all information contained on these pages.

1.

Note

Determine whether the following change information is applicable to the assembly installed in the computer before changing the manual.

Make the following change to Extended Arithmetic Timing Board (part no. 02116-6196, Rev. 839).

- a. Page 19/20, Figure 8. In the Operation Cycle Counter area (upper-left) of the diagram, at "and" gates MC54C and MC64C, change the timing signal at input pins 9 from T3 to "T4".
- b. Page 19/20, Figure 8. In the upper-left of the diagram, immediately following the words "EAU TIMING (02116-6196)", add "REV. 839".



UPDATING SUPPLEMENT 16 OCT 68

MANUAL IDENTIFICATION

Manual Serial Prefixed:

Manual Printed: 15 May 1968

Manual Part Number: 12579-9001

SUPPLEMENT DESCRIPTION

The purpose of this supplement is to correct manual errors (Errata) and to adapt the manual to instruments containing production improvements made subsequent to the printing of the manual. Enter the new information (or the Change Number, if more convenient) into the appropriate places in the manual, identified at left.

INSTRUMENT CHANGES

Prefix-Serial	Changes		
<u></u>			

ASSEMBLY CHANGES

Ref Des	Description	HP Part No.	Rev	Changes
	EAU Timing Board	02116-6196	839	1


ERRATA

a. Make the following corrections on Figure 8, Extended Arithmetic Timing Board, below the 'operation Decoder' block:

Change designation MC64B to 'MC97B". Change designation MC64A to 'MC115A". Change designation MC37B to 'MC87B". Change signal name MD2G to 'GATE'.

b. Make the following corrections on Figure 9, Extended Arithmetic Logic Board:

Add an input to the board, labeled, TS, pin 29. Change the pin number of RB0 output from 93 to "43". In the "Output to TB15" block, change MD2 to "RB15". In the "Output to TB0" block, reverse the input pin numbers of MC114A. Below the "Output to TB0" block, change designation MC125C to MC114C. In the "Store in A" block, change the D1 input pin number from 5 to "7". In the "Store in T" block, reverse the input pin numbers of MC36B. Below the "Store in T" block, change the D3 input pin number from 2 to "4". In the "Read T" block, reverse the input pin numbers of MC35D. Add 2 gates as follows (any convenient area on the diagram):



CHANGES

1. EAU Timing Boards bearing Revision number 839 have a change in the timing of the Operation Cycle Counter. In Figure 8, change the 'T3' designation at the pin 9 inputs of gates MC64C and MC54C to 'T4". No other changes to the manual are necessary.

US-1

