SC02/C (RK06/RK07 COMPATIBLE) DISK CONTROLLER

TECHNICAL MANUAL



3545 Harbor Boulevard Costa Mesa, California 92626 (714) 662-5600 TWX 910-595-2521

SC0251002 Rev T April, 1984

C

Copyright (C) 1983 Emulex Corporation

The information in this manual is for information purposes and is subject to change without notice.

Emulex Corporation assumes no responsibility for any errors which may appear in the manual.

Printed in U.S.A.

TABLE OF CONTENTS

C

()

C

Section	1	INTRODUCTION	
	, ,	SCOPE	
	1.1 1.1.1		1-1
		Register Addresses in this Manual	1-1
	1.2	OVERVIEW	1-1
	1.2.1	General Description	1-1
	1.2.2	SC02/C Emulation of RK06 and RK07	1-1
	1.3	FEATURES	1-1
	1.3.1	Microprocessor Design	1-1
	1.3.2	Packaging	1-2
	1.3.3	Self-Test	1-2
	1.3.4	Buffering	1-2
	1.3.5	Error Correction	1-2
	1.3.6	Option and Configuration Switches	1-2
	1.3.7	Dual Port Capability	1-3
	1.4	FUNCTIONAL COMPATIBILITY	1-3
	1.4.1	Media Compatibility	1-3
	1.4.2		1-3
	1.4.2	Disk Mapping	T-2
Section	2	GENERAL DESCRIPTION	
	2.1	CONTROLLER ORGANIZATION	2-1
	2.2		$\frac{-}{2-1}$
	2.2.1		2-1
	2.2.1.1		2-1
	2.2.1.2		$\frac{1}{2}$ - $\frac{1}{4}$
	2.2.1.3		$\frac{1}{2-4}$
	2.2.2	Switches	2 - 4
	2.2.3	LED Indicator	2 - 4
	2.2.4	Firmware PROMs	2 - 4
	2.2.5	Bootstrap PROMs	2-5
	2.3	INTERFACES	2-5
	2.3.1		2-5
		A Cable	2-5
	2.3.1.2		2-5
		Q-Bus Interface	2-5
	2.3.2.1		2-0
	2.3.2.2	Register Address	2-6
	2.3.2.3	2	2-0
		DCOK and INIT Signals	
	2.4	DISK FORMAT	2-9
	2.4.1	Disk Pack Organization	2-9
	2.4.2	Mapping	2-9
	2.4.3	Sector Format	2-9
	2.4.3.1	Header Field	2-9
	2.4.3.2	Data Field	2-11
	2.4.3.3	Postambles	2-11
	2.4.3.4	Recovery Area	2-11
	2.5	GENERAL PROGRAMMING INFORMATION	2-11
	2.5.1	Deleted Commands	2-11
	2.5.2	Extended Commands	2-12

	2.5.3 2.5.4 2.5.5 2.5.5.1 2.5.5.2	Line Time Clock (LTC) Bootstrap Routine Standard Console Bootstrap Auto-Boot Sequence	2-14 2-14 2-15 2-15 2-17
Section	3	INSTALLATION	
ζ	3.1 3.2 3.2.1 3.2.2 3.2.3 3.2.4 3.3 3.3.1 3.4 3.4.1 3.4.2 3.4.3 3.4.4 3.4.5 3.4.5 3.4.5.1 3.4.5.2 3.4.5.3 3.4.5.4	DISK DRIVE PREPARATION Drive Placement Local/Remote Sectoring Address Selection SYSTEM PREPARATION Powering Down the System CONTROLLER SETUP Controller Address Selection Interrupt Vector Address Index and Sector Pulse Selection Drive Configuration Selection Option Installation Q-Bus Terminator Option Bootstrap PROM Option 22-Bit Memory Addressing Media Compatibility to Read SCOL/C	$\begin{array}{r} 3-1\\ 3-1\\ 3-1\\ 3-2\\ 3-2\\ 3-2\\ 3-2\\ 3-2\\ 3-2\\ 3-4\\ 3-4\\ 3-4\\ 3-4\\ 3-4\\ 3-5\\ 3-5\\ 3-5\\ 3-6\end{array}$
	3.4.5.5	Packs Header Check Error Reported as Bad Sector	3-6
	3.5.1 3.5.2 3.6 3.6.1 3.6.2 3.6.3 3.7 3.7.1 3.7.1 3.7.2	All Drives Write-Locked at Power-Up Head Offset Capability Line Time Clock Option PHYSICAL INSTALLATION Slot Selection Mounting CABLING A Cable B Cable Grounding TESTING Self-Test Register Examination Hardware Formatting the Disk	3-6 3-6 3-7 3-7 3-7 3-7 3-7 3-8 3-8 3-9 3-9 3-9 3-9 3-9 3-10 3-11
Section	4	CONTROLLER REGISTERS	
	4.1 4.2 4.3 4.4 4.5 4.6	CONTROLLER/STATUS REGISTER 1 (RKCS) WORD COUNT REGISTER (RKWC) BUS ADDRESS REGISTER (RKBA) DISK ADDRESS REGISTER (RKDA) CONTROL/STATUS REGISTER 2 (RKCS2) DRIVE STATUS REGISTER (RKDS)	4-1 4-3 4-4 4-4 4-4 4-6

S	4.7 4.8	DRIVE ERROR REGISTER (RKER) ATTENTION SUMMARY/OFFSET REGISTER	4-8 4-10
		(RKAS/OF)	
	4.9	DESIRED CYLINDER REGISTER (RKDC)	
	4.10	SPARE REGISTER (SPARE)	4-11
	4.11	SPARE REGISTER (SPARE) DATA BUFFER REGISTER (RKDB)	4-11
	4.12	MAINTENANCE REGISTER 1 (RKMRI)	4-11
	4.13	ECC POSITION REGISTER (RKECPS)	4-12
	4.14	ECC PATTERN REGISTER (RKECPT)	4-12
	4.15		4-12
	4.15.1	A0 Status	4-12
		Al Status A2 Status	4-13
	4.10.3	AZ Status	4-14
	4.15.4 1 16	A3 Status MAINTENANCE REGISTER 3 (RKMR3)	4-15
	4.10	PO Status	4-15
	4.10.1	BO Status Bl Status	4-15
	4.10.2	BI Status B2 Status	4-10
		B3 Status	4-17
	4.10.4	by status	4-1/
Section	5	COMMANDS	
			5-1
	5.1.1		5-1
	5.1.2	Write Data (23)	5-1
N	5.1.3	Read Header (25)	5-2
	5.1.4	Write Header (Format Operation)(27)	
	5.1.5	Write Check Data (31)	5-2
		POSITIONING COMMANDS	5-2
	5.2.1		5-2
	5.2.2	Offset (15)	5-2
	5.2.3		5-2
		HOUSEKEEPING COMMANDS	5-3 5-3
		Select Drive (1) Pack Acknowledge (3)	5-3 5-3
		Drive Clear (5)	5-3 5-3
	5.3.4	Unload (7)	5-3 5-3
	5.3.5	Start Spindle (11)	5-3
	5.4	EXTENDED COMMANDS	5-3
	5.4.1	Format Drive (27)	5-4
		Write Protect (33)	5-4
		Read Unit Headers (35)	5-4
	5.4.4	Write Unit Headers (37)	5-5
Appendix	Α	SC02 CONFIGURATION AND OPTION SELECTION	
	A.1	INTRODUCTION	A-1
	A.2	CONTROLLER CONFIGURATION	A-1
		Physical vs Logical Disk Numbering	A-1

C

A.2CONTROLLER CONFIGURATIONA-1A.2.1Physical vs Logical Disk NumberingA-1A.2.2Drive Configuration SelectionA-1A.3USER SELECTABLE OPTIONSA-10

V

Appendix B INSTRUCTIONS FOR THE SC02/C DIAGNOSTICS

ZR6L-CO RK06 FORMATTER

C.5

		INTRODUCTION Purpose Program Description	B-1 B-1
		Program Description Program Format	B-1 B-1
	B.2	SYSTEM REQUIREMENTS	
			B-2
			B-3
		Standard Supervisor Commands	B -4
	B.4.2	Extended Supervisor Commands TEST DESCRIPTION	B -6
			B-7
			B-15
	B.7	NON-STANDARD CONTROLLER ADDRESS AND INTERRUPT VECTOR	B-16
	В.8	TERMINAL REQUIREMENT	B-16
	B.9	CONTROL CHARACTERS	B-16
Appendix	С	MODIFICATIONS TO THE DEC DIAGNOSTICS	
	C.1	ZR6A-CO RK611 DISKLESS DIAGNOSTIC - PART 1	C-1
	C.2	ZR6K-EO RK06 FUNCTIONAL CONTROLLER DIAGNOSTIC	C-1
	C.3	ZR6M-DO RK611/06 SUBSYSTEM VERIFY - PART 1	C-1
	C.4	ZR6N-DO RK611/06 SUBSYSTEM VERIFY - PART 2	C-2
	0 F		C D

C-2

vi

LIST OF TABLES

Table	No.	Title	<u>Page</u>
Table	1-1	RK611/RK06/RK07 Disk Subsystems Characteristics	1-4
Table	1-2	General Specification	1-5
Table	2-1	Disk Drive Connections	2-7
Table	2-2	Q-Bus Connections	2-8
Table	2-3	Bootstrap Routines	2-16
Table	A-1	Drives Supported	A-2
Table	A-2	Drive Configuration	A-3
Table	A-3	Factory Switch Settings	A-10
Table	A-4	Option Switch Settings	A-11
Table	A-5	Configuration Switch Settings	A-11
Table	A-6	Address Switch Settings	A-12

LIST OF FIGURES

Figure No.	Title	Page
Figure 2-l	SC02 Block Diagram	2-2
Figure 2-2	SC02 Controller Board	2-3
Figure 2-3	Sector Format	2-10
Figure 2-4	Header Format	2-10
Figure 3-1	SC02 Controller Assembly	3-3
Figure 3-2	Cabling Diagram	3-8

 \bigcap

BLANK

Section 1 INTRODUCTION

1.1 <u>SCOPE</u>

This manual provides information related to the capabilities, design, installation, and use of the SC02/C Disk Controller. In addition, this manual provides diagnostics and application information.

1.1.1 <u>Register Addresses in this Manual</u>

The register addresses given in this manual are standard Q-Bus addresses for an RK disk subsystem. All addresses are given for a 22-bit Q-Bus. For 18-bit addressing subtract 17000000 to obtain the desired register address.

1.2 <u>OVERVIEW</u>

1.2.1 <u>General Description</u>

The SC02/C Disk Controller is a one board imbedded controller for LSI-11 computers manufactured by Digital Equipment Corporation. This controller can be used to interface any large disk having a Storage Module Drive (SMD) interface. The SC02/C controller emulates the RK611 disk controller manufactured by Digital Equipment Corporation for use with RK06 and RK07 disk drives.

1.2.2 SC02/C Emulation of RK06 and RK07

The RK611 provides a convenient controller architecture for a wide variety of modern technology type disks. It is supported by all DEC operating systems and is easy to program.

The SC02/C controller can handle two disk drives of the same or different sizes. The controller configures each drive from the information in a configuration PROM. This technique permits up to 64 different switch selectable combinations of disk drive configurations on the two controller ports.

1.3 <u>FEATURES</u>

1.3.1 Microprocessor Design

The SC02/C design incorporates a unique 8-bit bipolar microprocessor to perform all controller functions. The microprocessor approach provides for a reduced component count, high reliability, easy maintainability, and most importantly, the ability to adapt a single set of hardware to a wide range of emulation capabilities through the use of microprogramming. The Emulex controllers achieve functional capability beyond that of the DEC controllers which they emulate, by providing enhancement features such as built-in self-test during power-up, built-in disk formatting and the ability to work with disk drives of various sizes.

1.3.2 Packaging

The SC02/C is constructed on a single, quad-size, multi-layer PC board which plugs directly into the LSI-ll chassis or an expansion chassis. No cabling is required between the computer and the disk controller. The controller obtains its power from the chassis in which it is mounted.

1.3.3 <u>Self-Test</u>

The controller incorporates an internal self-test routine which is executed upon power-up. This test exercises all parts of the microprocessor, buffer and disk data logic. Although this test does not completely test all controller circuitry, successful execution indicates a very high probability that the controller is operational. If the controller fails the self-test, it leaves the LED on and the controller cannot be addressed from the CPU.

1.3.4 Buffering

The controller contains a 1K x 8 high-speed RAM buffer. It is used to store the device registers of the controller plus a full 512 byte data sector. This buffering permits multiple sector reads with a 3-to-1 sector interlace format. Buffer operations eliminate the possibility of a data late condition and permits the controller to be operated at low bus priorities.

1.3.5 Error Correction

The controller incorporates a 32-bit error correcting code (ECC) capable of correcting single error bursts of up to 11 bits in length and detecting bursts of longer length. The controller determines the location of the error and the pattern so that the software may correct the data after it is transferred to memory. A 32-bit CRC is employed with the header of every sector.

1.3.6 Option and Configuration Switches

Sockets provide for insertion of optional 512 word boot strap PROMS and Q-Bus termination resistor packs. Provisions are also made to enable an optional software-controlled line time clock (LTC) which is BDV11 compatible.

DIP switches are used to configure the control of for various disk sizes, Q-Bus addresses and options. It is possible to select one of 64 possible combinations of disk characteristics for the two drives which can be handled by the controller, including mixtures of disk sizes and drive type codes.

1-2

1.3.7 <u>Dual Port Capability</u>

The SC02/C controller does not support programmable dual port capability. Those disk drives that have dual port hardware may be used in a dual port configuration if the port select switch is in the Channel I only or Channel II only position. The middle (programmable) position creates errors if two controllers access the drive at the same time.

1.4 <u>FUNCTIONAL COMPATIBILITY</u>

1.4.1 Media Compatibility

In all cases, the headers written on the drives are not standard RK06/RK07 headers. In addition a 3-to-1 (or an optional 2-to-1) sector interleave is generated by the hardware formatter. Packs may be formatted using software commands, or by utilizing the hardware formatting capability of the extended command set. Disk packs formatted with an SC02/C controller are media compatible only with the Emulex SC12/C or SC02/C Disk Controller. These packs are not media compatible with other Emulex RK06/07 controllers or with DEC RK06/RK07 packs.

1.4.2 Disk Mapping

Depending upon the type and size of the disk drive, one to eight logical units may be mapped on it. Various mapping organizations are used; most of which do not leave direct 1:1 correlation between the logical and physical addresses.

	Specif	ications
Characteristics	RK06	RK07
Platters/Drive	2	2
MBytes/Logical Unit	13.8	27.4
Blocks/Drive	27,126	53,790
Tracks/Cylinder	3	3
Cylinders/Drive	411	815
Sectors/Track	22	22
Data Bytes/Sector	512	512
Drives/Controller, Max	8	8
Speed, RPM	2400	2400
Bit Density, (BPI)	4040	4040
Data Rate, (KBYTES/SEC)	204.8	204.8

Table 1-1 RK611/RK06/RK07 Disk Subsystem Characteristics

Table 1-2 General Specification

Functional Emulation DEC RK06 and RK07 Media Format 3-to-1 or 2-to-1 sector interlace Drive Interface SMD Drive Ports 2 Error Control 32-bit ECC for data and 32-bit CRC for headers. Correction of single data error burst of up to 11 bits. Sector Size 256 words (512 bytes) Sectors/Track Selectable for each physical drive Selectable for each physical drive Tracks/Cylinder Cylinders/Drive Selectable for each physical drive Selectable RK06 or RK07 for each physical Drive Type Code drive Computer Interface LSI-11 Q-Bus Vector Address Standard 210 Alternate 150 Level 4 and 5 Priority Level Data Buffering 1 Sector (256 words) High speed DMA operation Data Transfer Self-Test Extensive internal self-test on powering up

Table 1-2 (Cont.) General Specification

 Functional	
Indicator	Activity/Error/Status LED
Options	512 word bootstrap/Q-Bus terminators/BDV11 compatible line time clock(LTC) control
Q-Bus Addresses Controller Registers Standard Alternate Bootstrap PROM LTC Register	17777440-17777476 17776700-17776736 17773000-17773776 17765000-17765776 17777546
Design	High-speed bipolar microprocessor using 2901 bit-slice components
Physical	
Mounting	Any LSI-ll Quad slot in CPU or expansion box
Connectors	One 60-pin A cable flat connector and two 26-pin B cable connectors. (Flat cable type.)
Electrical	
Q-Bus Interface	DEC approved line drivers and receivers
Drive Interface	Differential line drivers and receivers. A cable accumulative length to 35 feet. B cable length to 25 feet.
Power	+5V,5%,5.

Section 2 GENERAL DESCRIPTION

2.1 <u>CONTROLLER_ORGANIZATION</u>

A block diagram showing the major functional elements of the SCO2/C controller is shown in Figure 2-1. The controller is organized around an 8-bit high-speed bipolar microprocessor. The ALU and register file portion of the microprocessor are implemented with two 2901 bit slice components. The microinstruction is 48 bits in length and the control memory of 1K words is implemented with twelve 1K x 4 PROMS.

The controller incorporates a 1K x 8 high-speed RAM buffer which is used to store the controller's device registers and one sector (512 bytes) of data buffering.

The A Cable Register (ACR) provides the storage of all A cable signals going to the disk drives. The inputs from the selected drive are testable by the microprocessor.

Serial data from the drive is converted into 8-bit parallel data and transferred to the buffer via the microprocessor. Likewise, the data access from the buffer by the microprocessor is serialized and sent to the drive under the control of the servo clock received from the drive. A 32-bit ECC Shift Register is used to generate and check the ECC for the data field. The actual ECC polynomial operation is done by hardware independently of the microprocessor, but the determination of the error position and is done under the control of the microprocessor.

The Q-Bus interface consists of 42 bidirectional and 2 unidirectional signal lines. The Q-Bus interface is used for programmed I/O, CPU interrupts, and data transfers. The microprocessor responds to all programmed I/O and carries out the I/O functions required for the addressed controller register. The microprocessor also controls all DMA operations and transfers data between the Q-Bus data lines and the buffer.

2.2 PHYSICAL DESCRIPTION

The SC02/C controller consists of a single quad-size board which plugs directly into a LSI-11 chassis. Figure 2-2 shows the board.

2.2.1 <u>Connectors</u>

2.2.1.1 <u>A Cable Connector</u>

The 60-pin flat cable connector labeled J3 at the top edge of the board is for the A cable which daisy-chains to all the drives for control and status. Pin 1 is located on the left side of the connector.



SC0202-0028

Figure 2-1 SC02 Block Diagram



2-3

2.2.1.2 <u>B Cable Connector</u>

The two 26-pin flat cable connectors labeled J1 and J2 are for the radial B cables to each of two physical drives which may be attached to the controller. Pin 1 is located on the left side of the connector. The two B cable ports are all identical and any drive may be plugged into any connector.

2.2.1.3 <u>Test Connectors</u>

Connectors J4 and J5 are used with the Emulex test panel during manufacturing test and factory repair. They have no use in normal operation.

2.2.2 Switches

There are three sets of switches labeled SW1-SW3. SW1 is a four pole DIP 'piano-type' switch accessible from the PC board edge. Locating SW1 such that it is accessible to the operator while the controller is imbedded in a LSI type chassis, makes the selection of common options such as controller reset simpler to perform.

The other two sets of switches SW2 and SW3 provide controller address decoding selection, option selection and drive configuration selection. (See Section 3 for a complete list of switch functions)

2.2.3 LED Indicator

There is an LED indicator mounted between the connectors at the top of the board. The controller executes an extensive self-test when powering up. The microprogrammed organization of the controller permits most logic other than the interface circuitry to the disk to be validated before the controller becomes ready. The LED lamp is turned on as the controller starts its self-test and is turned off only when the controller successfully completes the test. If a malfunction is detected by the built-in diagnostics, the LED remains on and the controller will not respond to program I/O. The LED blinks at approximately a one second rate if the self-test is successful but no drive is seen on-line. The LED also functions as an activity indicator during read and write operations.

2.2.4 Firmware PROMs

There are twelve PROM sockets, used for the control memory, located along the left edge of the board. The sockets are labeled ROM 0 through ROM 11 in a discontinuous physical order. The numbers on the top of the PROM ICs are Emulex part numbers, which identify the unique pattern of the PROM. When inserting PROMs in the board, the ID numbers are placed in the same sequence as the PROM numbers on the board beside each socket.

2.2.5 Bootstrap PROMs

There are two sockets provided for the installation of optional bootstrap PROMs. The socket in location Ul01 receives P/N 015x and the socket in location Ul03 receives P/N 014x.

2.3 INTERFACES

2.3.1 Disk Interface

The controller's disk interface conforms to the Flat Cable Interface Specification for the SMD, MMD, and CMD (CDC Document No. 64712400). The controller has been tested with most drives using the SMD interface and is compatible with these drives electrically and in timing.

The following defines the electrical interface and the recommended cables.

2.3.1.1 <u>A Cable</u>

The 60-conductor A cable is daisy-chained to all drives and terminated at the last drive. The signals in this cable are listed in Table 2-1 along with their function when the control tag (Tag 3) is asserted. The A cable should be 30 twisted pair flat cable with an impedance of 100 ohms and an cumulative length of no greater than 35 feet.

Spectra-Strip P/N 455-248-60 flat cable or its equivalent is recommended. It is possible to order A-Cable assemblies from Emulex that are made up in one of four lengths:

EMULEX P/N	LENGTH (FT.)
SU1111201	8.0
SU1111203	15.0
SU1111205	25.0
SU1111207	35.0

2.3.1.2 <u>B Cable</u>

The 26-conductor B cable is radial to all drives and contains the data and clock signals. The signals and grounds in this cable are listed in Table 2-1. The B cable should be 26 conductor flat cable with ground plane and drain wire. The impedance should be 130 ohms and the length must not be greater than 25 feet.

3M-P/N 3476/26 flat cable or its equivalent is recommended. It is possible to order B-cable assemblies from Emulex that are made up in one of three lengths:

EMULEX P/N	LENGTH (FT.)
SU1111202	8.0
SU1111204	15.0
SU1111206	25.0

2.3.2 <u>O-Bus Interface</u>

The LSI-11 Bus consists of 42 bidirectional and 2 unidirectional signal lines. These form the lines along which the processor, memory and I/O devices communicate with each other.

Addresses, data, and control information are sent along these signal lines, some of which contain time-multiplexed information. The lines are divided as follows:

- 1. 22 Data/address lines BDAL00-BDAL21
- 2. Six data transfer control lines BBS7, BDIN, BDOUT, BRPLY, BSYNC, BWTBT
- Three direct memory access control lines BDMG, BDMR, BSACK
- 4. Six interrupt control lines BEVNT, BIAK, BIRQ4, BIRQ5, BIRQ6, BIRQ7
- 5. Five system control lines BDCOK, BHALT, BINIT, BPOK, BREF

The MS four data/address lines (BDAL <21:18>) are used only for addressing and do not carry data. BDAL <17:16> reflect the parity status of the 16-bit data word during the data transfer portion of the bus cycle.

2.3.2.1 Interrupt Priority Level

The controller is hardwired to issue level 4 and level 5 interrupt requests. The level 4 request is necessary to allow compatibility with either an LSI-11 or LSI-11/2 processor.

2.3.2.2 Register Address

The register address and the number of registers assigned to the controller are decoded by a PROM at Ul04. The selections available are determined by configuration switch SWl as discussed in Appendix A.

2.3.2.3 DCOK and INIT Signals

The DCOK and INIT signals both perform a controller clear. The self-test is performed only when DC power is initially applied.

Pins Lo/Hi	Signal	(Tag 3 Function)	From/To
A Cable:			
22,52	Unit Select Tag		То
23,53	Unit Select bit	0	То
24,54	Unit Select bit	1	То
26,56	Unit Select bit	2	То
27 , 57	Unit Select bit	3	То
1,31	Tag l		То
2,32	Tag 2		То
3,33	Tag 3		То
	Bit O	(Write Gate)	То
	Bit 1	(Read Gate)	То
	Bit 2	(Servo Offset Plus)	To
	Bit 3	(Servo Offset Minus)	То
•	Bit 4	(Fault Clear)	То
	Bit 5	(AM Enable)	То
10,40		(Return to Zero)	То
•	Bit 7	(Data Strobe Early)	ТО То
	Bit 8 Bit 0	(Data Strobe Late)	To
13,43	Bit 10	(Release)	TO
14,44	Open Cable Detec	-	То
15,45	Fault		From
16,46	Seek Error		From
17,47	On Cylinder		From
18,48	Index		From
19,49	Unit Ready		From
20,50	Not Used		From
21,51	Busy (dual port	only)	From
25,55	Sector		From
28,58	Write Protected		From
29	Power Sequence H	Hold	То
59	Power Sequence I		То
B Cable:			
8,20	Write Data		То
6,19	Write Clock		То
2,14	Servo Clock		From
3,16	Read Data	·	From
5,17	Read Clock		From
10,23	Not Used		From
22,9	Unit Selected		From
12,24	Not Used		From
13,26	Not Used		From
10120			

Table 2-1 Disk Drive Connections

(

 \int

-

C

2-7

Table 2-2 Q-Bus Connections

.

	A		В	
	1	2	1	2
 А	BIRQ5	+5V	BDCOK	+5V
В	BIRQ6		BPOK	
С	BDAL16	GND	BDAL18	GND
D	BDAL17		BDAL19	
Е		BDOUT	BDAL20	BDAL02
F		BRPLY	BDAL21	BDAL03
Н		BDIN		BDAL04
J	GND	BSYNC	GND	BDAL05
K		BWTBT		BDAL06
L		BIRQ4		BDAL07
М	GND	BIAKI	GND	BDAL08
N	BDMR	BIAKO	BSACK	BDAL09
Ρ	BHALT	BBS7	BIRQ7	BDAL10
R	BREF	BDMGI	BEVNT	BDAL11
S		BDMGO		BDAL12
т	GND	BINIT	GND	BDAL13
U		BDAL00		BDAL14
V 		BDAL01		BDAL15

2.4 DISK FORMAT

2.4.1 <u>Disk Pack Organization</u>

The formatting of a disk pack and the mapping of one or more logical drives onto a physical drive varies with the drive size. Some of this information is supplied by the configuration PROM. The rest is computed based upon configuration PROM information. In all cases, the headers actually written on the drives are not standard RK06/RK07 headers. In addition, a standard 3-to-1 (or an optional 2-to-1) sector interleave is generated by the hardware formatter. Disk packs formatted with an SC02/C controller are media compatible only with the Emulex SC12/C or SC02/C Disk Controller. These packs are not media compatible with other Emulex RK06/07 controllers or with DEC RK06/RK07 packs.

2.4.2 <u>Mapping</u>

Depending upon the type and size of the disk drive, one to eight logical units may be mapped on it. The controller can handle a maximum of eight logical units distributed across a maximum of two physical disk drives. A logical drive may not be mapped across a physical unit boundary.

The controller firmware multiplies the logical address out to obtain a block address which is then divided by the physical drive configuration constants to provide an address for the physical drive. For this reason a 1:1 correspondence between logical and physical addresses will most likely not exist.

2.4.3 Sector Format

Each sector contains a detached two-word header and a 256 word data field. The header field is terminated with two 16-bit vertical check characters and the data field is terminated with a 32-bit ECC. The controller attempts corrections only on the data field, never on the header. Each field is preceded by at least 11 bytes of zeros and an 8-bit SYNC byte. The second header check character is not visible to the software which allows the header to be compatible with existing RK06/RK07 software.

In detail, each sector is organized as shown in Figure 2-3.

2.4.3.1 <u>Header Field</u>

The header preamble is used to synchronize the Phase Locked Oscillator (PLO) in the drive to the data on the pack. The SYNC byte is used by the controller to synchronize to the data bytes and their boundaries, and by the drive to synchronize to the phase of the data stream. The two header data words are organized as shown in Figure 2-4. ----- Sector Length 610 Bytes------

Preamble	Sync	Header	сс	Preamble	Sync	Data Field	ECC	Recovery

--27(17)*-- ---8---- ---16----- ---512---- -4- --8(2)*--

*When different than removable media format configuration, numbers for fixed media format configuration are shown in parenthesis.

Figure 2-3 Sector Format

Header Word 1:

15_1	4	13	12	11	10	09	08	07	06	05	04	03_	02	01	00
0	0	0	0	0	0				lind						

Header Word 2:

	15 14	13	12		_10_	09	08	07	06	05	04	03	02	01	00
	GS Flags	0	0	0						Addr		ecto			s
- 1						أحجو لحبور أحجو أحجو أحجا									

Header Check Character(s):

<u>15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00</u> Exclusive-OR of Words 1 and 2

Figure 2-4 Header Format

Word #1 - Logical cylinder address, right justified.

Word #2 - Logical track and sector addresses, in low byte, sector in bits <04:00>, track in bits <07:05>. Flags in high byte, bits 15 and 14 are good sector flags, bit 09 is the 20 sector format flag, and bits 13, 12, and 10 are used to flag a replaced track.

To insure compatibility with RK611 controller software, only one of the two check character words, which are identical, is available to the user. The other is written and checked entirely under firmware control to add to header integrity.

2.4.3.2 Data Field

The data field preamble and SYNC bytes have the same functions as the header preamble and SYNC bytes. The data field itself is always 256 words long. Any unused portion of the sector will be terminated with zero bytes during a write operation. The 32-bit ECC is generated during a write, written on the disk pack after the data and is used during a read to check the validity of the data. Any single error burst anywhere in the data field of 11 bits or less can be corrected. The error pattern and position are located by the controller, the software may then perform the correction of the data after it is transferred to memory.

2.4.3.3 Postambles

The postambles provide areas for turning off the write amplifiers, for turning on read amplifiers, and for switching from read-to-write. Write splices will exist within all of these areas. The sector pulse postamble will also include a head-scatter area on removable media drives.

2.4.3.4 Recovery Area

The recovery area along with the preceeding postamble is required for head - scatter tolerances on removable media drives.

2.5 GENERAL PROGRAMMING INFORMATION

All register descriptions reference the standard register address. To configure the controller for the alternate address, subtract 5408 to obtain the correct address.

2.5.1 <u>Deleted Commands</u>

The SC02/C emulates the RK611 controller in its responses to all normal commands and register modifications except the diagnostic mode commands. The diagnostic mode commands (DMD bit in RKMR1 set) will cause the controller to go busy for approximately 40 microseconds after which the controller will become ready and will request an interrupt if interrupts enabled as in other commands; however, the command function will be ignored and not executed.

2.5.2 Extended Commands

The SC02/C will execute an extended set of commands implemented by Emulex but not found on the DEC RK611 controller. To execute any of the extended commands, an enable flag must be set prior to issuing the command. To set the enable flag (flag exists only in firmware register), the Spare Register (17777462) must contain a 1 in bit 15 and a 0 in bit 14, as the RKMR3 register (17777476) is written (normally a read-only register) with all ones. The enable flag is cleared by a controller reset, subsystem clear, bus INIT, or by executing any command. The following commands are effective only if the enable flag is set. Attempting any extended command except "27" without the enable flag set will result in the illegal function (ILF) bit of RKDS being set along with the controller error (CERR) bit of RKCS1.

1. <u>Hardware Format</u>

The hardware format command (code 27 in RKCS1) will cause the entire logical drive to be formatted. All headers are written and the data fields are written with the bad sector file format which includes the pack ID number. The number entered into the Spare Register (17777462) will be used for the pack ID. The word count, Disk Address Registers and Bus Address Registers are not used in this command. The controller will become ready and will interrupt the processor (if enabled) when finished. See paragraph 3.7.3.

2. Logical Write Protect

This command serves many functions, one of which is to logically write protect a logical drive. This command is executed by writing a "33" command into RKCS1 after which bits <07:00> of the Spare Register will be copied and used as the write protect switches for drives 7-0 respectively. A set bit will cause a drive to be write protected; a reset bit will cause the drive to be not write protected only if the physical disk unit which the drive is mapped onto is also not write protected.

A second function of this command is to load a firmware Switch Register. When the command is executed, bits <13:08> of the Spare Register (17777462) are copied to an internal firmware Switch Register. The Switch Register bits are cleared by writing into them with this command or whenever a power-up sequence occurs on the controller. Only one switch (bit 09) is used presently. Its function when set, is to limit the number of disk revolutions before a header search may abort to one revolution. Normally the search is continued for four revolutions except for write check commands, for which it is limited to one revolution. A third function of this command is to fill the data silo (17777464) with the first 255 words of the Firmware Register block which contains the Controller Registers and configuration constants. Successive reads of the silo may then enable software to read this information for diagnostic purposes.

As with other commands, the controller will become ready and interrupt the processor (if enabled) when its function is completed.

3. <u>Read Unit Headers</u>

This command is used primarily to verify tracks of headers written to implement the track replacement function. It is executed by writing a "35" command in RKCS1. It differs from a standard read header command in that an entire track of headers (physical unit track) is read to the silo with one command. The headers are in order starting with the one after the index pulse and following the interlace pattern until the last header is read. The RKDC and RKDA Registers must be loaded prior to this command with the desired physical cylinder and track to be read, as in the special write header command.

4. Write Unit Headers

This command is executed by writing a "37" command into RKCS1. Its primary function is to write headers to implement the track replacement function. It is similar to a normal write header command except that physical unit addresses are used instead of logical drive addresses. Before issuing the command, the RKDC Register must contain the physical cylinder address, the RKDA Register must contain the physical track address (no sector - just 10 bits of right justified track address), and the RKWC and RKBA Registers must point to a memory block containing the data to be written in the headers and with enough data for an entire physical disk track of headers.

To implement the track replacement function, the track to be replaced must be filled with headers of the following pattern:

lst Word - New physical cylinder address.

2nd Word - New physical track address with bits 13, 12, and 10 additionally set to flag the track replace mode.

2-13

3rd Word - Exclusive "OR" of words one and two The replacement track must then be written using this command with the normal header format as would be found on the replaced track.

2.5.3 <u>22-Bit Memory Addressing</u>

Twenty-two bit addressing capability is available as an option for the SC02. The Emulex part number for the option kit is SC0213102. The kit consists of a single AMD2908 IC which is placed in socket U127 on the SC02 PCBA. See paragraph 3.4.5.3.

When using the 22-bit addressing, Spare Register bits <05:00> become the extended memory address bits <21:16>. This feature is only enabled if the Spare Register contains 0220XX where XX (<05:00>) is the extended memory address bits. Bits 01 and 00 of the Spare Register (17777462) are identical to bits 09 and 08 of RKCS1 and may be accessed by using either register.

WARNING

Some manufacturers of Q-Bus backplanes use the backplane lines now devoted to extended addressing for power distribution. Installing an SCO2 with the extended addressing option in such a system will damage the option IC. Before installing the option confirm that there is neither positive or negative potential between lines BC1, BD1, BE1, BF1 and logic ground. An SCO2 without the addressing option will not be damaged if power is present on those lines.

2.5.4 Line Time Clock Control (LTC)

The Line Time Clock is a 60 Hz clock generated by the power supply and distributed on the backplane as the BEVNT signal. A high to low transition of this signal interrupts the processor. BEVNT has the highest external interrupt priority; only processor interrupts have higher priorities. If external interrupts are enabled (PS bit 07 = 0), the processor PC (R7) and PS words are pushed onto the processor stack. The LTC (or external event device) service routine is entered by vector address 100; the usual interrupt vector address input operation by the processor is not required since vector 100 is generated by the processor.

The LTC can be software controlled by using the Line Clock Register on the SCO2/C. The Line Clock Register has a bus address of 17777546. It is a one-bit, write-only register. Reads to this register return zeros. Bit 06 is the only bit implemented. A write to this register with bit 06 = 1 enables the line clock. A write to this register with bit 06 = 0 disables the line clock. The enable bit need not be set again after an interrupt has been processed. The clock will continue to interrupt until bit 06 is reset or an INIT is generated.

See paragraph 3.4.5.9 for information on how to configure the processor for use with the LTC.

2.5.5 <u>Bootstrap Routines</u>

Installing the Emulex bootstrap option kit (number SC0213001) makes available two bootstrap routines: the standard console bootstrap and auto-boot sequence. See paragraph 3.4.5.2 for installation instructions.

2.5.5.1 Standard Console Bootstrap

The CPU enters the standard console bootstrap routine at location 17773000. The CPU board can be jumpered to start at location 17773000 automatically on power-up (or external DCLO set-reset). See paragraph 3.4.5.2.

After performing several CPU tests, the bootstrap program will prompt the operator with a dollar sign (\$) on the standard terminal (bus addresses 1777560-1777564). At this point the bootstrap routine expects terminal input. If no \$ is printed, then the boot program failed one of the CPU tests it executed prior to entering terminal input mode.

When the \$ prompt has been printed, the boot program is ready for input from the terminal. The user should enter one of the two-character codes from the Table 2-3 plus a single octal unit number if one is required. (The default unit number is zero). The two-character codes represent bootstrap routine for specific device types. When the code is entered, the routine that the code represents will be executed. If the code is not recognized, a question mark (?) is printed, followed by the \$. The code to use for the SC02/C is "DM".

If the code selected represents a peripheral device boot routine, then the controller will execute three more CPU tests and two memory tests prior to executing the actual boot. The two memory tests will check all available memory, but they require a minimum of 8K bytes (0-17776) to operate.

Table 2-3 Bootstrap Routines

XC	=	Execute CPU tests 7-9 only.
XM	=	Execute memory tests only.
OD		ODT Halt. No routines executed. A proceed (P)
		returns the program to the terminal input mode.
MTn	=	TM11 mag tape boot. Can boot units 0-7.
DXn	=	RXV11 floppy disk boot. Can boot units 0-1.
DKn	=	RK05 disk boot. Can boot units 0-7.
RPn	=	RP02/3 disk boot. Can boot units 0-7.
DMn	=	RK06/7 disk boot. Can boot units 0-7.
DBn	=	RM02/3/5 disk boot. Can boot units 0-7.
DRn	=	RP04/5/6 disk boot. Can boot units 0-7.
DYn	=	RX211/RX02 disk boot. Can boot units 0-7.
DLn	=	RL01/02 disk boot. Can boot units 0-7.
TSn	=	TS11 mag tape boot. Can boot units 0-7.
DD	=	TU58 (Unit 0 only)
Note	:	If "n" is not entered, a default unit number of 0 is
		assumed.

The following is a list of halt locations which the PROM program will execute should the boot be unsuccessful.

HALT Address	Reason for HALT
17765320	Non-existent unit, unit not on-line and ready, controller ready = 0
17765612	Read Error, Disk Error aborted read
17765674	Read failed to complete within time limit
17773434	Failure in CPU test #7
17773530	Failure in CPU test #8
17773550, 17773556, or 17773604	Failure in CPU test #9
17773730	Failure in Memory test #1
17773760	Failure in Memory test #2

2.5.5.2 <u>Auto-boot Sequence</u>

The auto-boot sequence will automatically bootstrap the system without operator intervention when the system is powered up or when an external DCLO signal is generated.

The CPU enters the auto-boot sequence at location 17765000. The LSI-11/23 CPU can be jumpered to start at location 17765000 automatically. See paragraph 3.4.5.2.

After performing a memory test, the auto-boot program will first attempt to boot the system from an RK06/07. If none is present, it will look for an RP02/03. If there is no RP02/03, it will attempt to find an RL01/02. In all cases, the auto-boot program will only attempt to boot from drive zero.

If none of the above drives is present, the program will print the \$ prompt and expect the operator to enter a device code as described in paragraph 2.5.5.1, above.

BLANK

Section 3 INSTALLATION

This section describes the step-by-step procedure for installation of the SC02/C Disk Controller in a LSI-ll system. The following list is an outline of the procedure. Each step corresponds to a second level heading in this section (i.e., item one, Inspect the SC02, is covered in paragraph 3.1).

Emulex recommends that Section 3 be read in its entirety before installation is begun.

- 1. Inspect the SC02.
- 2. Prepare the disk drives.
- 3. Prepare the LSI-11.
- 4. Route the drive I/O cables.
- 5. Configure the SC02.
- 6. Install the SC02.
- 7. Run the diagnostics.

3.1 INSPECTION

A visual inspection of the board is recommended after unpacking. Specific checks should be made for such items as bent or broken connector pins, damaged components or any other visual evidence of physical damage. The PROMs should be examined carefully to insure that they are firmly and completely seated in the sockets.

3.2 <u>DISK_DRIVE_PREPARATION</u>

3.2.1 Drive Placement

Uncrate and install the disk drives according to the manufacturer's instructions. Position and level the disk drives in their final places before beginning the installation of the SC02. This allows the I/O cable routing and length to be accurately judged. Place the drives side by side to make installation of the daisy-chained A Cable simpler.

3.2.2 Local/Remote

The LOCAL/REMOTE switch controls whether the drive can be powered up from the drive (local) or the controller (remote). Place the switch in the REMOTE position. With the LSI-11 powered down, press the START switch on the front panel of each of the drives (the START LED will light, but the drive will not spin up and become ready). When the LSI-11 is powered up, the drives will spin up sequentially. This prevents the heavy current draw that would be caused if all of the drives were powered up at once. When in the remote mode the drives will power down when the LSI-11 is powered down. While the LSI-11 is powered ON, the drives may be powered up and down individually (to change disk media, for example) using the drive START switch.

3.2.3 <u>Sectoring</u>

See Appendix A, Configuration Selection, for the correct sector count settings for the disk drives in use. The exact method of entering the sector count differs from one drive manufacturer to another and the particular drive manual should be consulted for the exact procedure. A minimum of 576 bytes per sector are required for proper operation of removable media drives.

3.2.4 Address Selection

An ID plug in the range of 0-1 should be placed in the drive. Be careful that the drives do not have the same number. Some drives have their address selected by means of switches on one of the logic cards and do not use an ID plug.

3.3 SYSTEM PREPARATION

3.3.1 <u>Powering Down the System</u>

Power down the system and switch OFF the main AC breaker at the rear of the cabinet (the AC power indicator will remain lit). Slide the CPU out of the cabinet and remove the top cover. Tilt the card cage up to obtain access to the CPU and other modules.

3.4 <u>CONTROLLER SETUP</u>

Several configuration setups must be made on the controller before inserting it into the chassis. These are made by SW1, SW2 and SW3.

3.4.1 Controller Address Selection

All Q-Bus controllers have a block of several command and status registers through which the system can command and monitor the controller. The registers are addressed sequentially from a starting address assigned to that device type, in this case a disk controller.

The starting address for the controller's Q-Bus registers is selected by DIP switch SW3. A normal starting address of 17777440 is obtained by placing switch SW3-2 in the ON position. An alternate address of 17776700 is available by closing SW3-3. Both SW3-3 and SW3-2 should not be closed at the same time.





SC0202-0030

Figure 3-1 SC02 Controller Assembly

3-3

3.4.2 Interrupt Vector Address

One of two interrupt vector addresses is selected by means of switch SW2-7. The standard controller vector address of 210 is selected when the switch is open (OFF). Closing the switch selects a vector address of 150.

3.4.3 Index and Sector Pulse Selection

The SC02 controller is designed to have the Index and Sector signals on the daisy chained A cable. The presence of the signals on the B cable is not required.

3.4.4 Drive Configuration Selection

The phrase "drive configuration selection" describes the process that is used to configure the SC02 to use a particular type of physical disk drive to perform the RK06/07 emulation. That is, you have a particular set of physical disk drives. You must tell the controller what kind of physical disk drive you are going to use. On the SC02, switches SW2-1 through SW2-6 are used for that purpose.

For ease of manual maintenance the configuration table for the SC02 is contained in Appendix A.

3.4.5 Option Installation

There are a number other SCO2 options that can be selected by the user. These features are selected using the various switches and wire wrap jumpers located on the PCBA.

3.4.5.1 <u>O-Bus Terminator Option</u>

A Q-Bus terminator kit is available from Emulex as an option. The Emulex part number of the kit is SC0213001. (This kit also contains bootstrap PROMs). The DIP resistor networks in the kit provide the equivalent of 120 ohms electrical termination to the Q-Bus. The resistor networks should be installed in locations U123, U129, and U135. These resistor packs provide a 180 ohm resistor connection to +5 volts and a 390 ohm resistor connection to ground on each Q-Bus line.

These three resistor networks may be ordered from Emulex or the customer may provide his own terminating resistor networks by using an equivalent part such as BOURNS P/N 4116R-003-181/391, or BECKMAN 898-5-r180/390, or CTS 761-5-R181/391.
WARNING

Some manufacturers of Q-Bus backplanes use the backplane lines now devoted to extended addressing for power distribution. Installing an SCO2 with the Q-Bus Terminator Option in such a system <u>will</u> damage the option resistor packs. Before installing the option confirm that there is neither positive or negative potential between lines BC1, BD1, BE1, BF1 and logic ground. If there is power on any of the above lines and you wish to use the terminator option, cut pins 1, 4, 5 and 14 of the IC in socket Ul29. An SCO2 without the option will not be damaged if power is present on those lines.

3.4.5.2 Bootstrap PROM Option

The Bootstrap Option is a firmware routine executed by the CPU that loads the system memory with software that is stored on disk or tape. The option kit consists of two PROMS. Its Emulex part number is SC0213001. The kit also contains resistor networks for the Q-Bus terminator option. See paragraph 2.5.5 for operating information pertaining to the bootstrap PROM.

To install the option, place the PROM labeled 015x in socket Ul01 and the PROM labeled 014x in socket Ul03.

The bootstrap option has two sections, standard console bootstrap and auto-boot. The standard console bootstrap routine is entered by the CPU at address 17773000, DEC's conventional starting address. The auto boot sequence is entered at address 17765000.

The LSI-11 and LSI-11/02 both require that power-up mode 2 be selected to take advantage of the standard console bootstrap option. This is done by installing jumper W6 and removing jumper W5 on the CPU PCBA. The configuration for both the LSI-11 and the LSI-11/02 is the same. The auto-boot routine is not available for these units.

The LSI-11/23 may be configured to take advantage of either the standard console boot or the auto-boot routines. This CPU also requires that power-up mode 2 be selected (install jumper W6 and remove jumper W5 on the CPU PCBA). The bootstrap starting address, however, is selected using jumpers W8 through W15. To select the standard console bootstrap routine install W8. This will cause the processor to default to starting address 17773000. To use the auto-boot option, remove W8, W10 and W12; install W9, W11, W13, W14 and W15.

3.4.5.3 <u>22-Bit Memory Addressing</u>

Twenty-two bit addressing capability is available for the SCO2 in the form of a single AMD2908 IC. The IC is shipped with the SCO2 but not inserted in the PCBA. To use the 22-bit addressing capability the IC must be plugged into the SC02 PCBA in socket U127.

WARNING

Some manufacturers of Q-Bus backplanes use the backplane lines now devoted to extended addressing for power distribution. Installing an SCO2 with the extended addressing option in such a system will damage the option IC. Before installing the option confirm that there is neither positive or negative potential between lines BCl, BDl, BEl, BFl and logic ground. An SCO2 without the addressing option will not be damaged if power is present on those lines.

3.4.5.4 Media Compatibility to Read SCOL/C Packs

Option switch SW1-2 allows the SC02/C to read SC01/C packs. Setting SW1-2 ON (closed) disables the compare of the second header check character so that the SC01/C packs may be read. To assure maximum header integrity, this function should be used only when needed. This feature is available with Revision J and above firmware.

3.4.5.5 <u>Header Check Error Reported as Bad Sector</u>

Setting option switch SW1-3 ON (closed) causes a header check error to be reported as a header with good sector flags reset. The error is thus reported as a bad sector rather than a bad header. This feature should be used for diagnostic purposes only.

3.4.5.6 <u>All Drives Write-Locked at Power-Up</u>

Enabling SW1-4 causes all the drives to be logically write-locked at power-up, so that data will not be accidentally corrupted. This feature may be used in conjunction with the Write Protect (extended) command (see paragraph 5.4.2). This command provides protection by allowing the user to write lock or unlock each drive separately.

3.4.5.7 Head Offset Capability

Enabling option switch SW2-8 allows head offset commands to be carried out. This feature allows the head carriage in the unit to be offset so that marginal data may be recovered, and should be used only with drives which have offset capability.

3.4.5.8 Line Time Clock Option

The Line Time Clock Option allows program control of the Line Time Clock. This feature is enabled by closing (ON) SW3-5 on the SC02 PCBA. See paragraph 2.5.3 for programming instructions.

Before the LTC can be used, the CPU must be configured to enable that feature. On the LSI-11 and LSI-11/02, remove jumper W3 (BEVNT Line Enable). On the LSI-11/23, remove jumper W4 (BEVNT Line Enable). The LTC switch on the front panel must also be ON.

When using the SCO2 with the RSTS operating system, the Line Time Clock Option must be OFF (SW3-5 = open). The CPU should be configured to enable the option, however.

3.5 PHYSICAL INSTALLATION

3.5.1 Slot Selection

If the three optional Q-Bus terminator resistor networks are installed, the SC02 should be installed in a quad slot such that it provides the termination required at the end of the bus.

If the optional Q-Bus terminators are not installed, the SCO2 may be assigned to any desired slot since it uses the LSI four-level interrupt scheme to perform distributed interrupt arbitration.

3.5.2 Mounting

The controller board should be plugged into the LSI-11 backplane with components oriented in the same direction as the CPU and other modules. Always insert and remove the boards with the computer power OFF to avoid possible damage to the circuitry. Be sure that the board is properly in the throat of the connector before attempting to seat the board by means of the extractor handles.

3.6 <u>CABLING</u>

The subsystem cabling of the drives and controller is shown in Figure 3-2.

3.6.1 <u>A Cable</u>

The 60-wire A cable should be plugged into the connector on the A board of the controller and wired to the first drive. If more than one drive is used, it is then daisy-chained to the other drives. The last drive on the A cable must have a terminator installed. This part is available from the drive manufacturer. The terminator is generally plugged into one of two A cable connectors on the drive. In some cases, a ground wire emerging from the terminator assembly will have to be connected to the drive to provide a ground return for the resistors in the terminator. Pin 1 of the board connector is on the left. Pin 1 of the cable connector has a notch on the connector body to identify it. Twist and flat cable will have brown-brown twist followed by red-brown twist on the pin 1 edge of the cable. The cable will normally egress to the rear of the controller.

<u>NOTE</u>: The connector is not keyed and can be physically reversed in the header. No damage should result, but the system will not operate. DAISY CHAINED SYSTEM



NOTES

I. MAXIMUM INDIVIDUAL A CABLE LENGTHS = 100 FEET

2. MAXIMUM INDIVIDUAL B CABLE LENGTHS = 50 FEET

SC0202-0000

Figure 3-2 Cabling Diagram

3.6.2 <u>B Cable</u>

Each drive must have a 26-wire B cable wired from the drive to one of the B ports of the controller. It makes no difference which B port connection is used by a drive. No external terminators are used with the B cable. Pin 1 of the cable connector has a notch on the connector body to identify it. The pin 1 edge of the cable has a black stripe.

NOTE: Observe the same caution on connector reversal given in paragraph 3.6.1.

3.6.3 <u>Grounding</u>

For proper operation of the disk subsystem, it is very important that the disk drives have a good ground connection to the logic ground of the computer. The ground connection should be a 1/4 inch braid (preferably insulated) or AWG No. 10 wire or larger. The grounding wire may daisy-chain between drives. If the drive has a switch or jumper which connects the logical signal ground to the cabinet ground (DC ground to AC ground), this connection should be removed once the drive is put on-line with the controller. It can be connected for performing local off-line maintenance on the drive. <u>NOTE</u>: Failure to observe proper grounding methods will generally result in marginal operation with random error conditions.

3.7 <u>TESTING</u>

NOTE: The register addresses given below are 22-bit addresses. For 18-bit machines subtract 17000000 to obtain the correct address for each register (i.e., 17777440 becomes 777440).

3.7.1 <u>Self-Test</u>

When power is applied to the CPU, the controller automatically executes a built-in self test. This self test is not executed with every bus INIT but only on powering up. If the self test has been executed successfully, the LED on the top edge of the controller board will be OFF or flashing. The LED flashes when the controller cannot properly address at least one drive after successfully executing its self test. This will occur if the A and B cables are not properly plugged in, a drive is not powered up with a code plug, or two drives have an identical code plug. If the LED is ON steadily the controller did not pass its self test and the controller cannot be addressed from the CPU.

3.7.2 <u>Register Examination</u>

After powering up the CPU and noting that the LED indicator is not ON steadily, a quick check should be made to ensure that the controller registers can be read from the computer console. The Control Status Register (RKCS1) 17777440 will contain 000200 if the controller is ready. To determine the on line status of the selected drive check the Device Status Register (RKDS) 17777452 (see section 4). If the CPU has a console emulator all the registers of the controller should be examined.

3.7.3 <u>Hardware Formatting the Disk</u>

The controller has the means to format the disk by writing headers and bad sector file data in all sectors of the disk. This command does not verify the data or headers.

If the drive is on line, the formatting is carried out as follows:

- Perform a subsystem clear by depositing 000040 into RKCS2 (17777450).
- 2. Select the drive to be formatted by depositing the drive number in the least significant bits of RKCS2 (17777450).
- 3. Deposit a pack acknowledge command (38 for RK06 or 20038 for RK07) in RKCS1 (17777440).
- 4. Deposit a number to be used as a pack ID in the Spare Register (17777462); bit 15 of this number must be set, and bit 14 must be reset or the command will not execute.

- 5. Deposit all ones in RKMR3 (17777476) which is a "read-only" register, to enabled extended command set.
- 6. Deposit the hardware format command (278 for RK06 or 20278 for RK07) in RKCS1 (17777440) to start formatting. The operation will finish in a couple of minutes with the RDY bit set in RKCS1. The controller LED will flash as data is being transferred to the disk during the formatting operation.

3.7.3.1 <u>Hardware Format Example</u>

A sample hardware format for an SCO2/CX RKO6/RKO7 is listed below. In the example all underlined text is information that must be input by the user. The @ character is the LSI prompt. For configurations with more than two logical drives, repeat the procedure inserting the next logical drive number in RKCS2. Keep in mind that the sample below is only an example and the user must enter the addresses appropriate to his particular system.

Logical Drives 0-7

	Funct	ion	Entries and Displays	Description
	DEP DEP	(RKCS2) (RKCS2)	@ <u>17777450/</u> 000100 <u>40</u> @/000100 <u>X</u>	Subsystem clear Select next logical drive
3.	DEP	(RKCS1)	@ <u>17777440/</u> 000200 <u>XXXX</u>	Pack acknowledge (RK06=0003, RK07=2003)
	EXAM	(RKCS1)	@∠00XXXX	RK06=0202, RK07=2202
4.	DEP	(SP REG)	@ <u>17777462/</u> 000000 <u>10000X</u>	Pack I.D. next logical drive
5.	DEP	(RKMR3)	@ <u>17777476/</u> 000000 <u>177777</u>	Enable extended Op Code*
6.	DEP	(RKCS1)	@ <u>17777440/</u> 00X202 <u>XXXX</u>	Format command (RK06=0027, RK07=2027)
	EXAM	(RKCS1)	@/00X027	Format in progress (RK06=0, RK07=2)
	EXAM	(RKCS1)	@ <u>17777440/</u> 00X226	Format complete (RK06=0, RK07=2)

*Do not EXAM 17777476 after DEPOSITing all ones, as this will disable extended Op Code function.

3.7.4 <u>Diagnostics</u>

The DEC RK06/RK07 diagnostics should be run. Generally it will be necessary to run only the Formatter and the Performance Exerciser. Patches to the DEC diagnostics may be found in Appendix C. Appendix B contains instructions for running the Emulex SC02/C Diagnostics. BLANK

•

Section 4 CONTROLLER REGISTERS

There are 16 device registers in the controller. These are used to interface the controller to the computer. The registers are loaded and/or read under program control in order to initiate selected disk commands, and monitor status and error conditions. The register descriptions in this section pertain only to normal operations. To perform extended commands, see paragraph 5.4.

Note: The register addresses given below are 22-bit addresses. For 18-bit machines subtract 17000000 to obtain the correct address for each register (i.e., 17777440 becomes 777440). All registers must be written with word operations.

4.1 <u>CONTROL/STATUS REGISTER 1 (RKCS1)</u> 17777440

_15	14	13	12	11	10	09	08	07	06	_05_	04	03	02	01	00_
CERR	DI	DTC	CFMT	СТО	CDT	A17	A16	RDY	ΙE	0	F3	F2	Fl	FO	GO
CCLR		PAR													

The RKCS1 register can be read or written via program control and is used to store the current disk command code and operational status of the controller. In addition, the register can initiate command execution and controller clear operation.

Combined Error/Controller Clear (CERR/CCLR) - Bit 15

As a Combined Error (CERR) indicator, bit 15 is set by the controller to indicate that a subsystem error has occurred. However, when the bit is set via program control, a controller initialize (CCLR) operation is enabled which clears the controller, and results in the clearing of bit 15 itself. Thus, if the bit is internally set (CERR) by an error that is followed by an external set (CCLR) to initialize the controller, bit 15 will be cleared. However, since only controller errors will be initialized by CCLR, any error originating in a drive will remain set in the drive.

NOTE: When using a BIC instruction on the RKCSl register, ensure that a l is set in bit 15 of the mask. If this is not done, and CERR is set, a CCLR will occur, and the RK6ll will be cleared. For example, to clear the Interrupt Enable (IE) bit (bit 06 in RKCSl), the following instruction format is recommended:

BIC #100100, @RKCS1

Drive Interrupt (DI) - Bit 14

Drive Interrupt is a read-only bit which is set to differentiate between a drive-initiated interrupt and a controller-initiated interrupt. The DI bit is set when any drive sets its Attention (ATNO-ATN7) bit (<08:15> in RKAS/OF). Thus, if the Interrupt Enable (IE) bit is set, the setting of the DI bit in conjunction with Controller Ready (RDY), bit 07 in RKCS1, indicates a drive-initiated interrupt. The DI bit is reset by Unibus Initialize (INIT), Subsystem Clear (SCLR), or by the execution of Drive Clear commands to all drives asserting Attention.

Drive-To-Controller Parity Error (DTC PAR) - Bit 13

The DTC Parity Error is a read-only bit that is set on the termination of a command if Parity Test (bit 04 of RKMR1) is set. This bit is for diagnostic compatibility only.

Controller Format (CFMT) - Bit 12

This bit must alway be reset to indicate 22 sector format, which is all the controller emulates of the RK06.

Controller Time-Out (CTO) - Bit 11

Controller Time-Out is a read-only error bit that is set to indicate that GO, bit 00 in RKCS1, has been set for approximately 800 ms. Since this interval exceeds the time required to execute the longest possible drive operation (i.e., a Seek from cylinder 410 to cylinder 0 followed by a 65K word data transfer), the set condition of this bit indicates that the last command has not been completed due to a malfunction.

Controller Drive Type (CDT) - Bit 10

This bit specifies the type of drive that will be selected by the controller. To specify RK06 Disk Drives, the bit must be reset.

Extended Bus Address (Al6, Al7) - Bits <09:08>

The Extended Bus Address bits reflect Unibus upper address bits 16 and 17, and as such are an extension of the 16-bit RKBA register which contains the memory address required for the current data transfer.

Controller Ready (RDY) - Bit 07

Controller Ready (RDY) is a read-only bit. The bit can be externally set via conventional initialization (INIT, CCLR, SCLR), or internally set upon completion of a command. The RDY bit is reset when GO, bit 00 in RKCS1, is set.

Interrupt Enable (IE) - Bit 06

When the Interrupt Enable (IE) bit is set, the controller will be allowed to interrupt the processor at the end of a command execution or by any ATN being asserted. An interrupt is generated by writing 1's into IE and RDY at the same time.

Function Code (F3-F0) - Bits <04:01>

The configuration of the Function Code bits (F3-F0), in conjunction with the setting of the GO bit, allows the selected drive to respond to the following command control configuration.

01	Select Drive	21	Read Data
03	Pack Acknowledge	23	Write Data
05	Drive Clear	25	Read Header
07	Unload	27	Write Header
11	Start Spindle	31	Write Check
13	Recalibrate	33	*Set Logical Write Protect
15	Offset	35	*Reset Logical Write Protect
17	Seek		*Set Logical Write Protect

*These commands are illegal and will set the ILF bit in the RKER register unless an enabling procedure is performed before each issuance of the command. To enable these commands, location 17777462 (spare register) must contain a one in bit 15 and a zero in bit 14 while location 17777476 (RKMR3) is written with all ones.

<u>Go (GO) - Bit 00</u>

When the GO bit is set, the disk command Function Code (F4-F0) is executed. With the GO bit set, only two other device register bits can be set (Diagnostic Mode excepted), as follows:

- Controller Clear (CCLR), bit 15 in RKCS1, may be set via program control in order to initialize (general clear and preset) certain device registers within the controller. However, any status and/or error conditions set in the drives are not effected.
- Subsystem Clear (SCLR), bit 05 in RKCS2, may be set via program control in order to initialize both the controller and all of the drives.

When command execution is completed, the GO bit is reset and the controller is ready to accept a new command. However, the GO bit cannot be set if the Combined Error (CERR) bit is set. When CERR is set, the execution of a command can only occur following the initiation of a CCLR.

4.2 WORD COUNT REGISTER (RKWC) 17777442

<u>15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00</u>

Two's Complement Word Count

The RKWC is loaded with the two's complement of the number of data words to be transferred to or from main memory. The register is incremented by one after each word transferred, and accommodates a maximum transfer of 65,356 words. The data transfer stops when the RKWC reaches zero. The RKWC is not cleared by INIT or controller clear.

4.3 <u>BUS ADDRESS REGISTER (RKBA)</u> 17777444

<u>15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00</u>

Bus (Memory) Address

The RKBA register is initially loaded with the low-order 16 bits of the Unibus address of the main memory starting location for a data transfer. The low-order bit (00) is always forced to a 0. The RKBA register is incremented by two after transfer of a word to or from memory, if BAI (bit 04, RKCS2) is not set. Overflow of this counter increments Al6 and Al7 in RKCS1.

4.4 <u>DISK ADDRESS REGISTER (RKDA)</u> 17777446

_15	5	14	_13_	12	11	_10_	09	08	07	06	05	04	03	02	01	00
C)	0	0	0	0	T Ad	rack dres	S	0	0	0	s	ecto	r Að	ldres	s

The RKDA is used to address the sector and track on the drive to or from which the data transfer is desired. It contains a 5-bit sector address counter which is incremented by one at the end of every sector transferred. After reaching a maximum count of 21, it resets to zero. The register also contains a 3-bit track address counter which is incremented every time the sector address counter reaches maximum count. When this counter reaches maximum count of two, it resets to zero and causes the RKDC register to be incremented by one.

4.5 <u>CONTROL/STATUS REGISTER 2 (RKCS2)</u> 17777450

15	14	13	12	11	10	09	0.8	07_	06	05	04	0.3	02	01	00
DLT	WCE	UPE	NED	NEM	PGE	MDS	0	OR	IR	SCLR	BAI	0	U2	Ul	U0

The RKCS2 register can be read or written via program control and is used to store the current drive select code, subsystem operational status, and Silo control information. In addition, the register can initiate a Subsystem Clear (SCLR) operation.

Data Late Error (DLT) - Bit 15

This bit is not set during data transfers because of the full sector buffering used in the controller. It can only be set by accessing RKDB without the OR bit in RKCS2 set.

4 - 4

Write Check Error (WCE) - Bit 14

Write Check Error is a read-only error bit that is set to indicate that a data word read from the disk during the execution of a Write Check command did not compare with the corresponding data word contained in main memory. If a write check error is detected and the BAI bit is not set, the RKBA register will contain the memory address of the next data word location (mismatched word address plus two).

<u>Unibus Parity Error (UPE) - Bit 13</u>

Unibus Parity error is a read only bit that is set if a parity error occurs in the Unibus memory while the controller is performing a Write or Write Check command. When the error occurs, the RKBA register contains the address of the word following the word with the parity error (if BAI is not set).

<u>Non-Existent Drive (NED) - Bit 12</u>

Non-Existent Drive is a read-only bit that is set when the program issues a command with the G0 bit in RKCS1 set to a drive which is not emulated or is located on a physical unit which is not currently available at one of the controller ports.

<u>Non-Existent Memory (NEM) - Bit 11</u>

Non-Existent Memory is a read-only bit that is set when the controller is performing an NPR transfer and the memory does not respond within 10 microseconds. The memory address displayed in RKBA is the address of the word following the memory location causing the error.

Programming Error (PGE) - Bit 10

Programming Error is a read-only error bit that is set if any controller register is written (bits for CCLR and SCLR excepted) while the GO bit in RKCS1 is set.

Multiple Drive Select (MDS) - Bit 09

Multiple Drive Select is a read-only error bit that is set when the controller detects two or more physical disk units responding to the same address.

<u>Output Ready (OR) - Bit 07</u>

Output Ready is a read-only bit that is set to indicate that a word is in the Silo output buffer. The bit is cleared by conventional initialization (INIT, CCLR, SCLR), or by the setting of the GO (bit 00 in RKCS1).

4-5

Input Ready (IR) - Bit 06

Input Ready is a read-only bit that is set to indicate that the Silo input buffer is ready to accept a word. Conversely, the bit is reset to indicate that the Silo is full and cannot accept a word. The IR bit is also set by conventional initialization (INIT, CCLR, SCLR), or by the setting of the GO (bit 00 in RKCS1).

Subsystem Clear (SCLR) - Bit 05

When the SCLR bit is set via program control, the controller is cleared and all status for the connected drives is initialized.

Bus Address Increment Inhibit (BAI) - Bit 04

When the BAI bit is set, the RKBA register is prevented from incrementing during data transfers. This is primarily a diagnostic aid.

Unit Select (U2-U0) - Bits <02:00>

The Unit Select bits select one of eight logical drives. These are read/write bits.

4.6 DRIVE STATUS REGISTER (RKDS) 17777452

15	14	13	12	11	10	09	80	07	06	05_	04	03	02	01	00
SVAL															1

The RKDS register is a read-only register that is used to store the operational status of the selected drive. However, information obtained from the drive is not necessarily current or correct unless bit 15 (SVAL) is set.

Status information bits set in the RKDS register can be cleared by conventional initialization (INIT, CCLR, SCLR). However, a Controller Clear (CCLR) operation does not affect status or error condition bits that are currently set in the drives. In addition, a Unibus Initialize (INIT) or Subsystem Clear (SCLR) operation can only reset status or error bits in a drive if the associated status or error condition no longer exists.

Status Valid (SVAL) - Bit 15

Status Valid is a read-only bit that is set to indicate that the bits in both the Drive Status (RKDS) and Error (RKER) registers have been updated for the selected drive. The bit is cleared by conventional initialization (INIT, CCLR, SCLR), initiating a new command (writing into RKCS1), selecting a new drive (writing into RKCS2), or whenever at Attention signal is asserted by the selected drive for a drive status change.

Current Drive Attention (CDA) - Bit 14

Current Drive Attention is a read-only bit that is the logical equivalent of the Drive Status-Change (DSC) bit in the drive defined by the unit select in RKCS1. The assertion of attention indicates that the selected drive has completed a Seek, Offset, Recalibrate, Start Spindle, or Unload command, that the drive has been taken off-line or put on-line by the operator, or that a fault condition exists in the drive.

Positioning-in-Progress (PIP) - Bit 13

Positioning-in-Progress is a read only bit that is set to indicate that the head carriage on the logical drive is in motion.

Write Lock (WRL) - Bit 11

Write Lock is a read-only bit that is set if the selected drive is write protected. A drive may be physically or logically write protected.

Disk Drive Type (DDT) - Bit 08

Disk Drive Type is a read-only bit that is internally conditioned to indicate the type of drive selected. This bit is set to indicate an RK07 drive or reset to indicate an RK06 drive. This bit must compare with the condition of Controller Drive Type, bit 10 in RKCS1, before any command may be executed.

Drive Ready (DRY) - Bit 07

Drive Ready is a read-only bit that is set to indicate that the selected drive is up to speed and the heads are properly positioned over a valid cylinder. Under these conditions, the drive is prepared to receive a command.

Volume Valid (VV) - Bit 06

Volume Valid is a read-only bit that is set to indicate that the Volume Valid flip-flop has been set in the selected drive by a Pack Acknowledge command. The set condition of the bit ensures the program that the cartridge and the unit number plug have not been changed since the last command was issued to the drive, and power has not been removed. The bit is reset when the cartridge, the unit number plug, or ac power is removed from the physical disk unit.

Speed Loss (SL) - Bit 04

This bit is a read-only bit which is always reset for the SC02/C emulation.

Drive AC Low (ACLO) - Bit 03

Drive AC Low is a read-only bit that is always reset.

Offset (OFS) - Bit 02

Offset is a read-only bit that is set to indicate that the selected drive is in Offset mode.

Drive Available (DRA) - Bit 00

Drive Available is a read-only bit that is always set in single port configurations.

4.7 <u>DRIVE ERROR REGISTER (RKER)</u> 17777454

15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00
					IDAE										
				<u> </u>		- to do - to - to - to		. <u> </u>							

1

The RKER register is a read-only register that is used to store the error status of the selected drive. However, error information obtained from the drive is not immediately available to program control until the information is validated by the setting of SVAL (bit 15 in the RKDS register), which indicates that a complete status message frame has been received.

Error bits set in the RKER register can be cleared by conventional initialization (INIT, CCLR, SCLR). However, a Controller Clear (CCLR) operation does not affect error bits that are currently set in the drive. In addition, a Unibus Initialize (INIT) or Subsystem Clear (SCLR) operation can only reset error bits in a drive if the associated error condition no longer exists.

Data Check (DCK) - Bit 15

Data Check is a read-only bit that is set to indicate that a data error was detected when the current sector was read.

Drive Unsafe (UNS) - Bit 14

Drive unsafe is a read-only bit that is set to indicate a fault has occurred in the physical unit. This bit is also set if more than one unit responds to a unit address.

Operation Incomplete (OPI) - Bit 13

Operation Incomplete is a read-only bit which is set when a command involving header search cannot find the header.

Drive Timing Error (DTE) - Bit 12

Drive Timing Error is a read-only bit which is set when either the header or data sync pattern is not found. It is also set if a sector or index pulse is found in the sector's data field, or if there are not enough sectors on a physical unit during a firmware format operation.

Write Lock Error (WLE) - Bit 11

Write Lock Error is a read-only bit that is set to indicate that an attempt was made to write on a write protected drive.

Invalid Disk Address Error (IDAE) - Bit 10

Invalid Disk Address Error is a read-only bit that indicates that the address in RKDA or RKDC was invalid at the beginning of a command which used one or both of these registers.

Cylinder Overflow Error (COE) - Bit 09

Cylinder Overflow Error is a read-only bit that is set to indicate that a data transfer attempted to go beyond the last cylinder on a logical disk drive.

Bad Sector Error (BSE) - Bit 07

Bad Sector Error is a read-only bit that is set to indicate that a data transfer has been attempted to or from a sector that has at least one of the two Good Sector Flags (Header Word 2, bits 14 and 15) reset, indicating a bad sector.

Error Correction Hard (ECH) - Bit 06

Error Correction Hard is a read-only bit that is set to indicate that a data error detected by the Error Correction Code (ECC) logic in the controller cannot be corrected using ECC.

Drive Type Error (DT) - Bit 05

Drive Type Error is a read-only bit that is set when the drive type status bit returned from the selected drive does not compare with the CDT bit (bit 10) in RKCS1.

Format Error (FMTE) - Bit 04

Format Error is a read-only bit that is always zero for the SC02/C.

Control-to-Drive Parity Error (DPE) - Bit 03

Controller-to-Drive Parity Error is a read-only bit that is set when a command is issued to the controller with the PAT bit (bit 04) in RKMRl set.

4-9

Non-Executable Function (NXF) - Bit 02

Non-Executable Function is a read-only bit that is set to indicate that a Seek or a Write command has been received by the selected drive while Volume Valid was reset.

Seek Incomplete (SKI) - Bit 01

Seek Incomplete is a read-only bit that is set whenever a seek error occurs in the physical disk unit, or a seek (explicit or implied) to track 3 or 7 is received by a logical unit.

<u>Illegal Function (ILF) - Bit 00</u>

Illegal Function is a read-only bit that is set to indicate that an illegal command (338, 358, 378) has been loaded into RKCS1.

4.8 ATTENTION SUMMARY/OFFSET REGISTER (RKAS/OF) 17777456

_	15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00
	ATN	OF														
L	7	6		4	3	_2_	_1_	0	7	6	5	4	3	2	1	0

The RKAS/OF register can be read or written via program control and as such is used to store the head offset value required by an Offset command, and the current condition of the Attention signal line that is monitored for each drive.

Attention (ATN7-ATN0) - Bits <15:08>

The eight attention bits correspond to the eight drives. Each bit is the equivalent of the Drive Status-Change bit associated with each drive. Thus the clearing of this flip-flop clears the ATN bit in the register. The condition of the Drive Status-Change flip-flop for the selected drive is also shown in DSC (bit 14 in AO Status).

4.9 DESIRED CYLINDER REGISTER (RKDC) 17777460

15	14	13	12	11	10	09	08	07_	06	05	04	03	02	01	_00_
0	0	0	0	0	0			С	ylin	der	Addr	ess			

The RKDC register can be read or written via program control, and is used to store the address of the desired cylinder. Following an initial load, the value in the RKDC register will be incremented by one whenever the track address value in the RKDA register overflows during a data transfer.

4-10

4.10 <u>SPARE REGISTER (SPARE)</u> 17777462

The spare register may be written and read back. In the SC02/C emulation the spare register is used for the Pack ID number for firmware format operations, to setup extended commands, and for 22-bit addressing. See paragraph 2.5 for more information on extended command and 22-bit addressing.

4.11 DATA BUFFER REGISTER (RKDB) 17777464

<u>15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00</u>

Data Buffer

The RKDB register can be read or written via program control. Reading from the register empties the Silo, while writing into the register fills the Silo. Both the RKDB register and the Silo are cleared by conventional initialization (INIT, CCLR, SCLR).

4.12 MAINTENANCE REGISTER 1 (RKMR1) 17777466

15	14	13	12	11_	10	09	0.8	07_	06	05	04	03	02	01	00
U	U	T	U	U	T	U	U	U	U	DMD	PAT	U	U	MSI	MSU

The RKMRl register can be read or written via program control, and is primarily used to select the particular A and B status messages.

Diagnostic Mode (DMD) - Bit 05

When Diagnostic Mode bit is set, the controller is effectively disconnected from all of the drives. This mode is not supported by the SC02/C emulation.

Parity Test (PAT) - Bit 04

When the Parity Test bit is set, the controller will simulate even parity on status and control messages from and to the drives for diagnostic compatibility.

Message Select (MS1, MS0) - Bits <01:00>

These bits define one of the four pairs of 16-bit status messages (A0-A3 and B0-B3) that can be displayed in RKMR2 and RKMR3. The select bits are cleared by initialization or by loading a command (other than Select Drive) into RKCS1.

4.13 <u>ECC POSITION REGISTER (RKECPS)</u> 17777470

15	14	13	12	11	10	09	08	07	06	_05_	04	03	02	01	00
0	0	0						ECC	Pos	itio	n				
			1												

The Error Correction Code (ECC) Position register is a read-only register that contains the position of the error pattern as determined by the ECC correction procedure. The error position is the number of bit positions from the beginning of the sector to the right most bit position of the error pattern stored in RKECPT. If the detected error is not correctable using ECC, the ECH error bit in RKER will be set.

4.14	ECC	PATTERN	REGISTER	(RKECPT)	17777472

<u> 15 </u>	14_	13	12	_11_	10	09	0.8	07_	06	05	04	03	02	01	00
0	0	0	0	0				ECC	Pat	tern					

The Error Correction Code (ECC) Pattern register is a read-only register that contains the ll-bit error correction pattern obtained from the ECC correction procedure. A one in the error pattern indicates a bit of the data in memory from the last read sector which is in error. The error pattern may straddle two 16-bit words in memory. The bit displacement to the right most bit of the pattern is determined by the bit count in RKECPS.

4.15 MAINTENANCE REGISTER 2 (RKMR2) 17777474

RKMR2 is a read-only register that displays the "A" status messages for the selected drive. The particular A status is selected by MS1 and MS0 in RKMR1.

Each status message has an odd parity bit in bit 15 (for diagnostic compatability only) and the Unit No. of the drive in the low-order three bits.

4.15.1 <u>A0 Status</u>

15	<u> 14 </u>	<u> 13 </u>	<u>12</u>	11	10	<u> 09 </u>	0.8	07	_06_	_05	04	<u>03</u>	02	01	00
PAR	DSC	PIP	SO	WΤ.	OFO	FMT	ידים	DRY	vv	DRA	0	0	Uni	i+ 1	No.
		* * *	50		010	TT		DICI	~ ~	DIVI	v	v	0113		
L															

Drive Status-Change (DSC) - Bit 14

The bit is the OR of any status change due to: completion of a position command, loading or unloading of the heads or any fault condition. The bit is cleared by a Drive Clear command as well as a subsystem clear.

<u>Positioning in Progress (PIP) - Bit 13</u>

This bit is set when a command is being executed that involves head movement.

Spindle On (SO) - Bit 12

This bit is set when the drive is cycled up.

Write Lock (WL) - Bit 11

This bit is set when the drive is in a write lock condition.

Offset On (OFST) - Bit 10

This bit is set to indicate that the logical drive's heads are in an offset condition.

Format (FMT) - Bit 09

This bit is zero to indicate 22 sector (16 bit per word) format.

Drive Type (DDT) - Bit 08

This bit is a zero for an RK06 drive, a one for an RK07 drive.

Drive Ready (DRDY) - Bit 07

This bit is set when the drive is cycled up, the heads are loaded and positioned over a cylinder, no unsafe condition exists, and the physical disk unit is on-line and ready.

Volume Valid (VV) - Bit 06

This bit is set by the Pack Acknowledge command. It is reset by taking the disk unit off-line.

Drive Available (DRAV) - Bit 05

This bit is always set in single port configurations.

4.15.2 <u>Al Status</u>

<u> 15 </u>	<u> 14 </u>	<u>13</u>	12	1_	10	09	0.8	_07_	_06_	05	04	0.3	02	01	00
PAR	HU	RTZ	HL	REV	FWD	SOK	СР	\mathbf{DL}	BH	HH	SSP	0	Un	it 1	No.

Heads Unloading (UNLD) - Bit 14

This bit is set during an Unload command to indicate that the heads are unloading.

4-13

Return-to-Zero (RCAL) - Bit 13

This bit is set while a recalibrate operation is underway.

Heads Loading (LOAD) - Bit 12

This bit is set during a Load command and is cleared when the unit is cycled up.

Reverse (REV) - Bit 11

This bit indicates that the head carriage is moving toward the spindle.

Forward (FWD) - Bit 10

This bit indicates that the head carriage is moving away from the spindle.

Speed O.K. (SPOK) - Bit 09

This bit is set as long as the drive is cycled up.

Cartridge Present (CRTG) - Bit 08

This bit is always set in an existing drive.

Door Latched (DLTCH) - Bit 07

This bit is always set in an existing drive.

Brushes Home (BHOME) - Bit 06

This bit is always set in an existing drive.

<u>Heads Home (HHOME) - Bit 05</u>

This bit is set whenever R/W UNSAFE condition (bit 14 of message B0) is set, or the drive is cycled down.

<u>Servo Signal Present (SRVSG) - Bit 04</u>

This bit is asserted as long as the drive is cycled up.

4.15.3 <u>A2 Status</u>

15	14	13	12	_11_	10	09	08	07	06	05	04	03	02	01	00
													[
PAR	0	0	C	ylin	der	Diff	eren	ice/0	ffse	t Po	siti	on	Un	it N	io.
		· · · · · · · · · · · · · · · · · · ·											L		

This status message contains the difference between the current cylinder position the that specified by the RKDS; or the complement of the offset magnitude, if in offset mode.

4.15.4 <u>A3 Status</u>

15	14	13	12	11	10	09	08	07_	06	05	04	03	02_	01_	00
PAR		Fir	mwa	re R	ev	Numbe	r			Dri	ve N	0.		Unit	No.
		MS	D			LS	D								

This status message contains the "drive serial number" which consists of the logical drive number for the LSB and the firmware revision number for bits <14:08>.

4.16 MAINTENANCE REGISTER 3 (RKMR3) 17777476

RKMR3 is a read-only register that displays the "B" status messages for the selected drive. The particular A status is selected by MS1 and MS0 in RKMR1.

Each status message has an odd parity bit in bit 15 (for diagnostic compatability only) and the status I.D. in the low-order two bits.

4.16.1 <u>B0 Status</u>

15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	_00_
PAR	RWU	0	\mathtt{SPL}	WLE	SKI	PE	NXF	FLT	ACU	IAE	0	0	0	0	0

Read/Write Unsafe (UNS) - Bit 14

This bit is set when a Fault is detected in the disk unit or when more than one disk unit responds to a given address.

Drive-off-Track (DROT) - Bit 13

Always zero for SC02/C emulations.

Speed Loss Error (SPLS) - Bit 12

This bit is never set in the SC02/C emulation.

Write Lock Error (WLE) - Bit 11

This bit is set if an attempt is made to write on the disk when the logical drive or physical disk unit is write protected.

Seek Incomplete Error (SEKI) - Bit 10

This bit is set whenever a Seek Error is set in the disk unit, or a seek (implied or explicit) is issued to track 3 or 7 on a logical drive.

<u>Controller-to-Drive Parity Error (CDPE) - Bit 09</u>

This bit is set when a command is issued with the Parity Test (bit 04 of RKMR1) set.

Non-Executable Function (NEXF) - Bit 08

This bit is set when a Seek or write command is attempted with the Volume Valid not set. It is reset with Drive Clear or a subsystem clear operation.

Fault (FALT) - Bit 07

This bit is the OR of all the error conditions in this register.

AC Low (ACLOW) - Bit 06

This bit is never asserted for the SC02/C emulation.

Invalid Address Error (IDA) - Bit 05

This bit is set when the address in RKDC or RKDA is not valid (too large).

4.16.2 <u>Bl Status</u>

_15	14	13	12	_11_	10	09	0.8	07	06	05	04	03	02_	01	00
PAR															

Servo Unsafe (UNSF) - Bit 14

Always reset in SC02/C emulation.

Seek Limit (SKLIM) - Bit 13

Always reset in SC02/C emulation.

Seek No-Motion (SKNOM) - Bit 12

Set when seek incomplete error occurs (see RKER bit 02).

<u>Servo-Signal Error (SSE) - Bit 11</u>

Set when drive unsafe condition detected (see RKER bit 14).

Tribit Error (TBE) - Bit 10

Never set in SCO2/C emulation.

Index Error (INDXE) - Bit 09

Never set in SC02/C emulation.

4-16

Multiple Head Select (MHS) - Bit 08

Never set in SC02/C emulation.

<u>Head Fault (HFLT) - Bit 07</u>

Set when unsafe condition exists (see RKER bit 14).

Write Gate - No Transitions (WGNT) - Bit 06

Never set for SC02/C emulation.

<u>No Write Gate (NWGT) - Bit 05</u>

Never set for SC02/C emulation.

Sector Error (SERR) - Bit 04

Never set for SC02/C emulation.

4.16.3 <u>B2 Status</u>

15	14	13	12_	_11	10	09	0.8	07_	06	05	04	03	02	01	00
PAR	0	0						ldres				0	0	1	0

This status message contains the current logical cylinder address of the positioner.

4.16.4 <u>B3 Status</u>

15	14	13	12	11	10	09	0.8	07	06	05	04	03	02	01	00
PAR	0	0	0	Tra	ck A	ddr		Secto	or .	Addr		0	0	1	1

This status message contains the track and sector address of the drive after last data transfer command to the drive.

BLANK

l

Section 5 COMMANDS

Operations are initiated on the drive selected by the unit select bits in RKCS2 by loading the function code and GO bit into RKCS1. The function code specifies a specific command. The commands can be divided into three categories: data transfer commands, positioning commands, and housekeeping commands. Commands and their corresponding function codes (always odd since the bit must be asserted to execute the command) are described below:

5.1 DATA TRANSFER COMMANDS

These commands involve data transfers to or from the disk and are designated by function codes 21 through 31.

All data transfer commands have seek and sector search functions implied. When the desired cylinder does not equal the current cylinder during the execution of the data transfer, a seek will be issued to the desired cylinder. The controller will then search the desired track for the desired sector and, when found, will start the data transfer. On all commands except the Write Header command (which is the format operation) and Read Header command, a match of the sector header must be made before the data transfer is started.

The desired sector, track and cylinder addresses are updated after the transfer of a sector. Therefore, at the end of a transfer, the disk is set up to transfer the next sequential sector. This allows multiple sector transfers and spiral transfers across tracks and cylinders. When the desired cylinder address changes during a transfer, the implied seek is performed and is termed a mid-transfer seek.

The data transfer commands are described below:

5.1.1 <u>Read Data (21)</u>

This command reads the 256-word data field from the selected sector and transfers the data to memory. When the sector data transfer is complete, the ECC is checked to Insure that the data read from the disk was error free. If a data error occurred, the ECC correction procedure is initiated to determine whether the error is correctable. When finished, the command is terminated to allow software to apply the correction procedure. Assuming no data errors, the word count in RKWC is checked; if not zero, the data transfer operation is repeated with the next sector.

5.1.2 <u>Write Data (23)</u>

This command writes the 256-word data field of the selected sector with words obtained from memory. A two word ECC is appended to each sector. If the word count in RKWC goes to zero during the

sector, the rest of the sector is zero filled. After a sector transfer the word count in RKWC is checked, and if not zero, the data transfer operation is continued to the next sector; otherwise the command is terminated by setting the RDY bit.

5.1.3 Read Header (25)

This command transfers the three words of the first header encountered into the Silo and then sets RDY. The three words may be read by examining RKDB three times.

5.1.4 Write Header (Format Operation) (27)

This command writes one logical track with headers. Data for the three word headers are obtained from memory. The data field and the ECC are zeroed. (Actual header is four words, the fourth being an extra check character; however, this is performed entirely by firmware and is not apparent to the software.)

5.1.5 Write Check Data (31)

This command reads data from the selected drive and compares it on a word by word basis with that obtained from memory. If the data fails to compare, the WCE status bit is set and the command is terminated immediately.

5.2 POSITIONING COMMANDS

Positioning commands are mechanical movement commands used to position the heads over the disk pack and take milliseconds to complete. Upon initiating the positioning commands, the controller will set the PIP bit. Upon completion of the positioning operation, the controller resets the PIP bit. The positioning commands are described below:

5.2.1 <u>Recalibrate (13)</u>

This command causes the drive positioner to position the heads over cylinder 0. A Return-to-Zero is automatically performed whenever a Seek Error is detected.

5.2.2 <u>Offset (15)</u>

This command directs the selected drive to offset its heads a specific distance from the track center-line. The direction of the offset is determined by OS7 in RKAS/OF register and sets the OF0 mode bit for the drive. The actual offset is done when the data transfer takes place.

5.2.3 <u>Seek Command (17)</u>

This command causes the heads to be moved to the cylinder address specified by the contents of RKDC. When the controller sees the Seek command with the GO bit set, it sends the cylinder address to the corresponding drive. Upon completion of the seek operation, the ATN is set.

5.3 HOUSEKEEPING COMMANDS

Housekeeping commands are used to place drive logic into a known or initialized state and usually takes only a few microseconds to execute. The housekeeping commands are listed below:

5.3.1 Select Drive (1)

This command selects a drive and obtains the status information defined by MS1 and MS0 in RKMR1.

5.3.2 Pack Acknowledge (3)

This command sets the VV bit for the command controller. This command must be issued before any data transfer or positioning command can be given if the pack has gone off-line and then on-line. It is primarily intended to avoid unknown pack changes on a dual controller drive.

5.3.3 Drive Clear (5)

This command is used to clear all error flags in the selected drive, provided that the error(s) are no longer present. In addition, the command resets the Status-Change flip-flop for the drive.

5.3.4 <u>Unload (7)</u>

This command simulates the unloading of the heads if they are presently loaded in the selected drive. This operation can only be completed when the operator manually unloads the physical unit.

5.3.5 Start Spindle (11)

This command simulates the starting of the spindle and the loading of the heads on the selected drive if the drive is presently in the unloaded state. This operation will be complete when the operator causes the drive to cycle up.

5.4 EXTENDED COMMANDS

These commands are special to the SC02/C emulation and are not found on the RK611 controller. The special commands are enabled by writing key word(s) in the spare register and RKMR1. The commands may then be executed as other commands by writing to RKCS1 with the GO bit set. The extended command enable sequence must be executed before each extended command given. See paragraph 2.5.2 for more information.

To enable the extended command set, the spare register (17777462) must contain a one in bit 15 and a zero in bit 14 as the RKMR3

register is written with all ones. The enable is removed with the execution of any command, a bus INIT, subsystem clear, or controller clear.

The following special commands may be executed, after performing extended command enable operation. If the commands are issued without performing the enable operation, the "27" command will result in the execution of the standard track format operation, while the "33", "35", or "37" commands will cause the ILF (Illegal function) bit to set in RKER.

5.4.1 Format Drive (27)

This command, normally a write header, when enabled to be an extended command will cause the entire drive to be hardware formatted. The data which was written in the Spare Register prior to the command will be used for the pack ID number and all blocks will be written with the bad sector block format.

5.4.2 Write Protect (33)

This command has multiple functions. The first is to logically write lock or unlock the logical drives. When the command is issued, the bits <07:00> of the Spare Register are used as the write lock switches for drives 7-0, respectively. A set bit will cause the drive to be write protected. A reset bit will remove the protect state, providing the physical unit on which the drive is mapped is not write protected.

The command also fills the data buffer (silo) with the first 255 words of the hardware buffer (see symbol table) which contains the controller registers, configuration constants, and firmware registers. Successive reads of the silo will then enable software to read the drive size and configuration information, etc. for diagnostic purposes.

The command also loads a firmware switch register when executed. Bits <13:08> of the Spare Register are copied and saved as the Switch Register. Presently only one switch is used (bit 09) which limits number of disk revolutions to one during a header search before the search is aborted. Normally, search is attempted for four revolutions, except for write check commands, for which it's also limited to one revolution.

5.4.3 Read Unit Headers (35)

This read header command differs from the normal read header command in that an entire track of headers (physical unit track) is read to the silo in one command. The headers are in order starting with one after the index pulse. (The interlace pattern is followed such that consecutive headers are not physically adjacent.)

The RKDC and RKDA registers must be loaded prior to this command with the desired physical cylinder and track to be read, as in the write unit headers command.

5.4.4 Write Unit Headers (37)

This write header command is used to write headers in conjunction with the track replacement function. It is similar to the normal write header command except that physical unit addresses are used instead of logical drive addresses. Before issuing the command, the RKDC Register must contain the physical cylinder address; the RKDA Register must contain the physical unit track address (no sector, just ten bits of track address) and the Bus Address and Word Count Registers must point to a memory block with the correct amount of data for the number of headers-per-track on the physical unit.

To write over a bad track, the header data should be as follows:

lst Word - New physical cylinder address.

2nd Word - New physical track address plus bits 13, 12, and 10 set to indicate track replace mode.

3rd Word - Exclusive "OR" of words one and two.

BLANK

, ''

APPENDIX A

SC02/C CONFIGURATION AND OPTION SELECTION

A.1 INTRODUCTION

To allow the SC02/C user maximum flexibility in disk drive selection, the SC02/C supports a wide variety of disk types. This appendix provides the switch settings which make possible this flexibility.

A.2 CONTROLLER CONFIGURATION

The SC02/C unit is capable of supporting a wide variety of disk drives. Switches SW2-1 through SW2-6, SW2-9 and SW2-10 define the various drives which are supported, and a list of these drive types and sizes may be found in Table A-1. Table A-2 gives the proper switch settings for each of the various configurations.

A.2.1 Physical vs Logical Disk Numbering

A primary feature of the SC02/C is its ability to emulate eight DEC disk subsystems using only two physical disk drives. This is accomplished by mapping more than one logical disk subsystem onto one physical disk drive.

The physical/logical assignments for specific disk configurations can be found by comparing the Physical Drive column to the Logical Drive column in Table A-2.

A.2.2 Drive Configuration Selection

To find the configuration switch settings which are compatible with your system use the process outlined below. Note that some configurations require 19 sectors, while others require 23, 33, or 35. See the manufacturer's installation manual for instructions. The Logical Drive column is set up such that if logical units 0 and 1 are a drive of type RK06 and 4 and 5 are of drive type RK07 the line will be listed as: 1,2/4,5 = RK06/RK07.

- 1. Locate your drive type and size in Table A-1. Note the KEY assigned to each type of drive you intend to use. Make sure your drive is properly sectored.
- Scan down the KEY column of Table A-2 until you find your drive's number. Check the corresponding emulation in the Logical Drive column. If the emulation is not one that you require, continue to scan the KEY column in search of the required emulation.

A-1

- 3. After finding a suitable match for Drive 0, check the drive key and type for Drive 1 for that configuration row. It is not necessary to use both drive ports.
- 4. When you have found an entire configuration which is suitable, set the configuration switches as indicated.

MFG.	MODEL	KEY	CYL	TRK	SEC	CONFIGURATIONS
Amcodyne		644-04	644	04	32	56,56A
Ampex	165	823-10	823	10	35	12,12A,17,23
Ampex	165-210	1024-10	1024	10	35	20,20A
Ampex	9160	1645-05	1645	5	35	21,21A
Ampex	DFR-932,964 996	823-02	823	2	35	0B,1,1B,2,2B,17,20, 21
Ball	BD160	1645-05	1645	5	35	21,21A
BASF	6172	614-03	614	3	23	7,7B
BASF	6173	614-05	614	5	23	7,7A
Century	т82	815-05	815	5	35	12,12B
Century	T82RM	823-05	823	5	35	44,51
Century	T302RM	823-19	823	19	33	31
CDC	9412	722-05	722	05	32	54A, 55A
CDC	9448-32	823-02	823	2	35	0B,1,1B,2,2B,17,20, 21
CDC	9448-64	823-04	823	4	35	0,3,3B,24,24B
CDC	9448-96	823-06	823	6	35	OB,1,1A,2,3,3A,12A,
CDC	9448-32	823-02	012	2	22	15,23,25,25B,
CDC	9448-52	823-02	823 823	2 4	33	4,4A
CDC	9448-04	823-04	823	4	33	16,16A,24,24A,43,
CDC	0440 06	000 06	000	c	33	43A,44,51,60,60B
CDC	9448-96	823-06	823	6		4,4A,25,25A 30,30A
CDC	9455	206-04	206	4	32	
CDC	9457	624-04	624 823	4 5	32 35	41,41A,42,42A
CDC	9730-80,9762	823-05			35	12,12B,44,44B,51
CDC	9730-160 9766	823-10	823	10		12,12A,17,23
CDC	9766	823-19	823	19	33	31
Fujitsu	2294 2311	1024-16	1024	16	32 35	52
Fujitsu	2312	589-04	589	4	35 35	10,10B,11,11B,32
Fujitsu		589-07	589	7		11,11A,32,32A,53,53B
Kennedy	5300-70	700-05		5 5	35	5,5B,15
Kennedy	7300	411-05	411	С	35	35,35A,35B,36,46A, 47A
Memorex	612-56	350-08	350	8	35	22,22B
Memorex	612-84	350-12	350	12	35	22,22A
Mitsu.	2860-25	548-07	548	7	23	45,45A,45B
NEC	2246	692-06	692	6	35	57
NEC	2257	1024-08	1024	08	33	61A
Nissei	NP30-120	568-11	568	11	35	50A
Okidata	3305	339-10	339	10	32	43,43B
Priam	3350	561-03	561	3	32	5,5A

TABLE A-1 DRIVES SUPPORTED

A-2

TABLE A-1, cont.

MFG.	MODEL	KEY	CYL	TRK	SEC	CONFIGURATIONS
Priam	3350	561-03	561	3	35	6,6A,6B,27
Priam	2050	526-03	526	3	23	7,7B
Priam	3450	526-05	526	5	23	7,7A,10,10A
Priam	6650	1122-03	1122	3	35	33,33B
Priam	7050	1049-05	1049	5	23	37B
Priam	15450	1122-07	1122	7	35	33,33A,34,60
SLI	Sheyenne 3	656-05	656	5	19	13,13A,13B
SLI	Sheyenne 4	656-07	656	7	19	14,14A,14B,26
SLI	MV116	823-07	823	7	35	37A,40,40A,40B

TABLE A-2 DRIVE CONFIGURATIONS PROM 194

	CONF. NO.		9		√2· 5		3	2	1	PHYSICAL LOGICAL KEY Unit SEC Unit(s) = Dr Type	Rev
	0 0 a		o c							823-04 0 35 0,1,2,3 = RK06 823-04 1 35 4,5,6,7 = RK06 (Same as configuration no. 0)	A A
	0B	С	С	0	0	0	0	0	0	823-06 0 35 0,1,2,3,4,5 = RK06 823-02 1 35 6,7 = RK06	A A
	1		0							823-06 0 35 0,1/2,3 = RK06/RK07 823-02 1 35 4,5 = RK06	A A
	lA	0	С	0	0	0	0	0	С	823-06 0 35 0,1/2,3 = RK06/RK07 823-06 1 35 4,5/6,7 = RK06/RK07	A A
	18	С	С	0	0	0	0	0	С	823-02 0 35 823-02 1 35 0,1 = RK06 2,3 = RK06	A A
	2	0	0	0	0	0	0	С	0	823-06 0 35 1,0,2,3,4,5 = RK06 823-02 1 35 6,7 = RK06	A A
	2A	0	С	0	0	0	0	С	0	(Same as configuration no. 2)	А
	2B	С	C	0	0	0	0	С	0	823-02 0 35 1,0 = RK06 823-02 1 35 2,3 = RK06	A A
	3	0	0	0	0	0	0	С	С	823-06 0 35 823-04 1 35 4,5,6,7 = RK06	A A
	3A	0	C	0	0	0	0	С	С	823-06 0 35 $1,0/2,3$ $RK06/RK07$ $823-06$ 1 35 $4,5/6,7$ $RK06/RK07$	A A
	3B	C	C	0	0	0	0	С	С	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	A A
	4	0	0	0	0	0	С	0	0	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	A A
	4A	0	С	0	0	0	С	0	0	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	A A A
C	4B	с	с	0	0	0	с	0	0	(Same as configuration no. 4)	A

TABLE A-2, cont.

CONF NO.		9		₩2 5		3	2	1	PHYSICAL KEY		t SEC	LOGICAL Unit(s) = Dr Type R	ev
5	0	0	0	0	0	C	0	C	561-03 700-05	0 1	32 35		A A
5A	0	С	0	0	0	С	0	С	561-03	ō	32		A
									561-03	1	32		A
5B	C	С	0	0	0	С	0	С	700-05	0	35		A
6	0	0	0	0	0	C	С	0	700-05 561-03	1 0	35 35		A A
Ŭ	Ŭ	U	Ű	Ŭ	Ŭ	C	C	U	561-03	ĩ	35		A
6A	0	С	0	0	0	С	С	0	561-03	0	35	0 = RK07	A
6.5	~	~	~	~	~	~	~	~	561-03	1	35		A
6 B	C	С	0	0	0	C	С	0	561-03 561-03	0 1	35 35		A A
7	0	0	0	0	0	С	С	С	526-05	0	23		A A
•	•	•	Ū	•	Ū	•	•	-	526-03	1	23		A
7A	0	С	0	0	0	С	С	С	526-05	0	23	0 = RK07	A
	~	~	~	~	~	~	~	~	526-05	1	23		A
7B	C	С	0	0	0	С	С	С	526-03 526-03	0 1	23 23		A A
10	0	0	0	0	С	0	0	0	526-05	0	23		A
	Ū	Ū	Ŭ	Ū	Ŭ	Ŭ	Ŭ	Ū	589-04	ì	35		A
10A	0	С	0	0	С	0	0	0	526-05	0	23		A
105	0	~	~	~	~	~	~	~	526-05	1	23		A
10B	C	C	0	0	C	0	0	0	589-04 589-04	0 1	35 35		A A
11	0	0	0	0	С	0	0	С	589-07	Ō	35		A
	•	•	•	-	-	•	•	-	589-04	1	35	•	A
11A	0	С	0	0	С	0	0	С	589-07	0	35		A
תוו	~	~	~	~	~	~	~	0	589-07	1	35		A
11B	C	C	0	0	C	0	0	C	589-04 589-04	0 1	35 35		A A
12	0	0	0	0	С	0	С	0	823-10	Ō	35		A
									815-05	1	35	5,6/7 = RK07/RK06	A
12A	0	С	0	0	С	0	С	0	823-10	0	35		A
12B	C	C	^	\sim	c	~	с	0	823-06 815-05	1 0	35 35		A A
120	C	C	0		C	0	C	0	815-05	1	35	•	A
13	0	0	0	0	С	0	С	С	656-05	Ō	19		A
									656-05	1	19		A
13A	0	С	0	0	С	0	С	С	656-05	0	19		A
13B	C	C	0	0	C	0	С	C	656-05 656-05	1 0	19 19		A A
100	C	C	U	Ŭ	C	U	C	C	656-05	ĩ	19		A
14	0	0	0	0	С	С	0	0	656-07	0	19		A
	-	~	~	~	~	~	~	~	656-07	1	19		A
14A	0	С	0	0	С	С	0	0	656-07 656-07	0 1	19 19		A N
14B	С	C	0	0	С	С	0	0	656-07	0	19		A A
0	Ŭ	-	-	-	Ŭ	č	-	-	656-07	ĩ	19		A

A-4
(

C

CONF. NO.	10 9	51 6	₩2· 5	- 4	3	2	1	PHYSICAL LOGICAL KEY Unit SEC Unit(s) = Dr Type	Rev
	0 0							823-06 1 35 2,3/4,5 = RK06/RK07	A B
15A	οc	0	0	С	С	0	С	(Same as configuration no. 5B)	
15B	сс	0	0	C	С	0	С	(Same as configuration no. 1A)	
16	0 0	0	0	C	С	C	0	823-04 0 33 1,0,2,3 = RK06 823-04 1 33 4,5,6,7 = RK06	B B
16A	οc	0	0	С	С	С	0	823-04 1 33 $1,0,2,3$ 2 $RK00$ $823-04$ 1 33 $4,5,6,7$ $=$ $RK06$ $823-04$ 1 33 $0,1,2,3$ $=$ $RK06$ $823-04$ 1 33 $4,5,6,7$ $=$ $RK06$	B
16B	сс	0	0	C	C	C	0	(Same as configuration no. 16)	В
17	00	0	0	С	С	С	С	823-10 0 35 0,1,2,3,4 = RK07	В
17A	ос	0	0	С	С	C	С	823-02 1 35 5,6 = RK06 (Same as configuration no. 12A)	В
17B	сс	0	0	С	C	С	С	(Same as configuration no. 1B)	
20	0 0	0	C	0	0	0	0	1024-10 0 35 $0,1,2,3,4,5 = RK07823-02$ 1 35 $6.7 = RK06$	B B
20A	ос	0	С	0	0	0	0	823-02 1 35 6,7 = RK06 1024-10 0 35 0,1,2,3,4,5 = RK07 1024-04 1 35 6,7 = RK07	B B
20B	сс	0	С	0	0	0	0	(Same as configuration no. 1B)	_
21	0 0	0	С	0	0	0	С	1645-05 0 35 0,1,2,3,4 = RK07 823-02 1 35 5 6 = RK06	B B
21A	оc	0	С	0	0	0	С	823-02 1 35 5,6 = RK06 1645-05 0 35 0,1,2,3,4 = RK07	В
21B	сс	0	С	0	0	0	с	1645-03 1 35 5,6,7 = RK07 (Same as configuration no. 1B)	В
22									В
22A								350-08 1 35 3/4 = RK07/RK06	B B
2 Z R								350-12 1 35 $0,172 = RK07/RK003,4/5 = RK07/RK06$	B
22B	СС	0	С	0	0	С	0	350-08 0 35 0/1 = RK07/RK06 350-08 1 35 2/3 = RK07/RK06	B B
23	00	0	C	0	0	C	С	823-10 0 35 $0,1,2,3,4$ $=$ RK07 $823-06$ 1 35 $5/6,7$ $=$ RK06/RK07	B B
23A	0 C	0	С	0	0	С	С	(Same as configuration no. 12A)	-
23B	сс	0	С	0	0	С	С	(Same as configuration no. 3A)	
24	00	0	С	0	С	0	0	823-04 0 33 1,0,2,3 = RK06	D*
24A	ос	0	С	0	С	0	0	823-04 1 35 5,4,6,7 = RK06 823-04 0 33 1,0,2,3 = RK06	D* D*
								823-04 1 33 5,4,6,7 = RK06	D*

CONF. NO.		9			- 4		2	1	PHYSICAL LOGICAL KEY Unit SEC Unit(s) = Dr Type	Rev
24B 25	с 0								823-04 0 35 1,0,2,3 = RK06 823-04 1 35 5,4,6,7 = RK06 823-06 0 33 1,0/2,3 = RK06/RK07 823-06 1 35 5,4/6,7 = RK06/RK07 823-06 1 35 5,4/6,7 = RK06/RK07	D* D* D* D*
25A	0	С	0	С	0	C	0	C	823-06 1 35 5,4/6,7 = RK06/RK07 823-06 0 33 1,0/2,3 = RK06/RK07 823-06 1 33 5,4/6,7 = RK06/RK07	D* D*
25B	С	С	0	С	0	C	0	C	823-06 0 35 1,0/2,3 = RK06/RK07 823-06 1 35 5,4/6,7 = RK06/RK07	D* D*
26	0								$\begin{array}{cccccccccccccccccccccccccccccccccccc$	E** E**
26A	0								(Do not select)	
26B	с о								(Do not select) $0 = 0.07^2$	
27 27a	0								$561-03 0 35 \qquad 0 = RK07^{2}$ $561-03 1 35 \qquad 1 = RK07^{2}$ (Do not select)	E** E**
27R	c								(Do not select)	
30	0								$206-04$ 0 32 $1.0 = RK06^{3}$	E*
30A	0	С	0	C	С	0	0	0	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	E* /
30B	С	С	0	С	С	0	0	0	206-04 1 32 $2,3 = RK06^3$ (Do not select)	E*
31	0								823-19 0 33 0,1,2,3,4,5,6,7 = RK07 drive 1)	Е
31A	0								(Do not select)	
31B	С	С	0	С	С	0	0	С	(Do not select)	
32	0								589-07 0 35 0,1,2,3,4 = RK06 589-04 1 35 5,6,7 = RK06	E E
3 2A									589-07 0 35 0,1,2,3,4 = RK06 589-07 1 35 5,6,7 = RK06	E E
32B									(Same as configuration no. 11B)	_
33									1122-070350,1,2,3,4=RK07 $1122-03$ 1355,6=RK07 $122-03$ 135 $2,6$ $2,6$ $2,7$	F F
33A									1122-070350,1,2,3,4=RK07 $1122-07$ 1355,6,7=RK07 $1122-07$ 0250250	F F
33B 34									$\begin{array}{cccccccccccccccccccccccccccccccccccc$	F F F**
									$\begin{array}{cccccccccccccccccccccccccccccccccccc$	F** .

A-6

(

(

CONF. NO.	10 9		12- 5		3	2	1	PHYSICAL KEY Unit SEC	LOGICAL Unit(s) = Dr Type	Rev
34B	сс	0	С	С	С	0	0	(Do not select)		
35	00	0	C	С	С	0	С	411-05 0 35 411-05 1 35	0 = RK07 1,2 = RK06	F F
35A	οC	0	С	С	С	0	С	411-05 0 35 411-05 1 35	0 = RK07 1 = RK07	F F
3 5B	сс	0	С	С	С	0	С	411-05 0 35 411-05 1 35	0,1 = RK06 2,3 = RK06	F F
36	00	0	С	С	C	C	0	411-05 0 35 411-05 1 35	0 = RK075 1 = RK075	F F
36A	οc	0	С	С	С	С	0	(Do not select)	I - KKU7	r
36B	сс	0	С	С	С	С	0	(Do not select)		
37	00	0	C	С	С	С	С	(Do not select)		
37A	οc	0	С	С	С	С	С	823-07 0 35 823-07 1 35	0,1,2/3 = RK07/RK06	F
37B	сс	0	С	С	С	С	С	1049-05 0 23	4,5,6/7 = RK07/RK06 0,1 = RK07	F F
40	00	С	0	0	0	0	0	1049-05 1 23 823-07 0 35	2,3 = RK07 0 = RK076 1,2 = RK066	F F*
40A	ос	С	0	0	0	0	0	823-07 1 35 823-07 0 35	1,2 = RK066 0 = RK076 1 = RK0767	F* F*
40B	сс	С	0	0	0	0	0	823-07 1 35 823-07 0 35	$0,1 = RK06^{7}$	F* F*
41	00	С	0	0	0	0	С	823-07 1 35 624-04 0 32	2,3 = RK06' 1,0 = RK06	F* K
41A	οc	С	0	0	0	0	С	624-04 1 32 624-04 0 32	3,2 = RK06 0,1 = RK06	K K
41B	сс	С	0	0	0	0	С	624-04 l 32 (Do not select)	2,3 = RK06	K*
42	00	C	0	0	0	С	0	624-04 0 32	$1,0 = RK06^{8}$	K**
42A	оc	С	0	0	0	С	0	624-04 1 32 624-04 0 32	$3,2 = RK06^{8}$ $0,1 = RK06^{8}$ $2,3 = RK06^{8}$	K** K**
4 2B	сс	С	0	0	0	С	0	624-04 l 32 (Do not select)	$2,3 = RK06^{-1}$	K**
43	0 0	С	0	0	0	С	С	823-04 0 33	0,1/2 = RK06/RK07	G
43A	оc	С	0	0	0	С	С	339-10 1 32 823-04 0 33	3,4 = RK07 1,0/2 = RK06/RK07	G G
4 3B	СС	С	0	0	0	С	С	823-04 1 33 339-10 0 32	3,4/5 = RK06/RK07 0,1 = RK07	G G
44	00	С	0	0	с	0	0	339-10 1 32 823-04 0 33	2,3 = RK07 1,0,2,3 = RK06	G G
44A	o c	С	0	0	С	0	0	823-05 1 35 (Do not select)	4/5,6 = RK06/RK07	G

A-7

.

_ _ _ _ _ _ _ _ _ _

CONF. NO.]	L 0	9			- 4		2	1	PHYSICAL KEY Unit SEC	LOGICAL Unit(s) = Dr Type	Rev
34B	С	С	0	С	С	С	0	0	(Do not select)		
35 35A	0 0								411-05 0 35 411-05 1 35 411-05 0 35 411-05 1 35	0 = RK07 1,2 = RK06 0 = RK07 1 = RK07	F F F
45B	С	С	С	0	0	С	0	C	548-07 0 23	1 = RK07 0,1,2 = RK06 2,4 5 = RK06	F G G
46	0	0	С	0	0	С	С	0	548-07 1 23 (Do not select)	3, 4, 5 = RK06	G
46A	0	С	С	0	0	С	С	0	411-05 0 35 411-05 1 35	$0,1,2 = RK06^9$ $3,4,5 = RK06^9$	G G
46 B	С	С	С	0	0	С	С	0	(Do not select)		9
47	0	0	С	0	0	С	С	С	(Do not select)		
47A	0	С	С	0	0	С	С	С	411-05 0 35 411-05 1 35	$0,1 = RK06^{10}$ 2,3 = RK06^{10}	G** G**
47B	С	С	С	0	0	С	С	С	(Do not select)	275 11100	U
50	0	0	С	0	С	0	0	0	(Do not select)		
50A	0	С	C	0	С	0	0	0	568-11 0 35 568-11 1 35	0,1,2,3 = RK07 4,5,6,7 = RK07	G G
50B	С	С	С	0	С	0	0	0	(Do not select)		U
51	0	0	С	0	С	0	0	С	823-05 0 35 823-04 1 33	0/1,2 = RK06/RK07 3,4,5,6 = RK06	G G
51A	0	С	C	0	C	0	0	С	(Do not select)		
51B	С	С	С	0	С	0	0	С	(Do not select)		
52	0	0	C	0	C	0	С	0	1024-16 0 32 (Do not select)	0,1,2,3,4,5,6,7 = RK07	Н
52A	0	С	С	0	С	0	С	0	(Do not select)		
52B	С	С	С	0	С	0	С	0	(Do not select)		
53	0	0	С	0	C	0	С	С	823-06 0 35 589-07 1 35	0,1/2,3 = RK06/RK07 4,5/6 = RK07/RK06	H H
53A	0	0	С	0	С	0	С	С	823-06 0 35 823-06 1 35	0,1/2,3 = RK06/RK07 4,5/6,7 = RK06/RK07	H H
53B	С	С	С	0	C	0	С	С	589-07 0 35 589-07 1 35	0,1/2 = RK07/RK06 3,4/5 = RK07/RK06	H H
54	0	0	С	0	C	С	0	0	(Do not select		

A-8

CONF. SW2-PHYSICAL LOGICAL Unit(s) = Dr Type NO. 10 9 6 5 4 3 2 1 KEY Unit SEC Rev _____ ____ 0,1 = RK071154A 0 C C O C C O O 722-05 0 32 J $2,3 = RK07^{11}$ 32 722-05 1 J 54B сссоссоо (Do not select) 55 0 0 C 0 C C 0 C (Do not select) 55A OCCOCCOC 722-05 0 32 0,1 = RK07J 2,3 = RK07722-05 32 1 J 55B C C C O C C O C (Do not select) $1,0 = RK06_{12}^{12}$ $3,2 = RK06_{12}^{12}$ 56 0 0 C 0 C C C 0 644-04 32 0 K 32 644-04 1 Κ 0,1 = RK06122,3 = RK06 56A OCCOCCCO 644-04 0 32 Κ 644-04 1 32 K 56B C C C O C C C O (Do not select) 57 0 0 C 0 C C C C 692-06 0 35 0, 1, 2, 3, 4 = RK06L,M (No physical drive 1) оссосссс 57A (Do not select) 57B оссосссс (Do not select) 60 0 0 C C O O O O 1122-07 0 35 0, 1, 2, 3, 4 = RK07Μ 823-04 1 33 5,6/7 = RK06/RK07м 60A O C C C O O O O (Do not select) 60B C O C C O O O O 823-04 0 33 0, 1/2 = RK06/RK07Μ 1 33 3,4/5 = RK06/RK07823-04 М 1024-08 0 33 0, 1, 2, 3, 4 = RK0761A 0 C C C O O O C Ν (No physical drive 1) 61B C C C C O O O C (Do not select) NOTES: C = Closed (ON), O = Open (OFF)

*Rev D and above configurations require SC02/C Rev C or above emulation PROMs.

**Rev E and above configurations require SC02/C Rev C or above emulation PROMs.

The following notes refer to configurations which result in a nonstandard drive size, i.e. an RK06 or RK07 with a non-standard number of cylinders. Emulex will not supply diagnostic or operating system patches for non-standard RK06/RK07 emulations. Diagnostic support is available in the Emulex Diagnostics for the SC02.

¹This RK07 has 1312 cylinders.

²This RK07 has 888 cylinders.

³This RK06 has 198 cylinders.

⁴This RK07 has 4160 cylinders.

⁵This RK07 has 1088 cylinders.

⁶This RK07 has 3040 cylinders.

⁷This RK06 has 1520 cylinders.

⁸This RK06 has 592 cylinders.

⁹This RK06 has 360 cylinders.

¹⁰This RK06 has 544 cylinders.

¹¹This RK07 has 870 cylinders.

¹²This RK06 has 624 cylinders.

A.3 <u>USER SELECTABLE OPTIONS</u>

Several other options including the register starting address for the SC02/C can be user selected. The functions of the switches that select those options are defined in Tables A-4, A-5 and A-6, below.

TABLE A-3 FACTORY SWITCH SETTINGS

Switch	Setting	Switch	Setting	Switch	Setting
SW1-1 SW1-2 SW1-3 SW1-4	OFF OFF OFF OFF	SW2-1 SW2-2 SW2-3 SW2-4 SW2-5 SW2-6 SW2-6 SW2-7 SW2-8 SW2-9 SW2-9 SW2-10	OFF OFF OFF OFF OFF OFF OFF OFF ON ON	SW3-1 SW3-2 SW3-3 SW3-4 SW3-5 SW3-6	OFF ON OFF OFF OFF OFF

These switch settings provide for an interrupt vector address of 210 and a standard Unibus address of 17777440.

TABLE A-4 OPTION SWITCH SETTINGS

Option Sw	Open	Closed	Function				
SW1-1 SW1-2	Run Disable	Halt-Reset Enable	Controller Run/Halt-Reset Disables check of last header word to read packs written by SCO1/Cs ¹				
SW1-3	Disable	Enable	Header check error to be bad sector (diagnostic use only) ²				
SW1-4	Disable	Enable	Drives to be write-locked on power-up				
¹ Rev J and above. See paragraph 3.4.5.4.							

²See paragraph 3.4.5.5.

³See paragraph 3.4.5.6.

 \square

TABLE A-5 CONFIGURATION SWITCH SETTINGS

Config Sw	Open	Closed	Function				
SW2-1 SW2-2 SW2-3 SW2-4 SW2-5 SW2-6 SW2-6 SW2-7 SW2-8 SW2-8 SW2-9 SW2-10	210 Disable	150 Enable	Drive Configuration ² Drive Configuration ² Drive Configuration ² Drive Configuration ² Drive Configuration ² Drive Configuration ² Interrupt vector address Head offset capability ¹ Drive Configuration ² Drive Configuration ²				
¹ See paragraph 3.4.5.7.							

.

²See TABLE A-2 for settings.

TABLE A-6 ADDRESS SWITCH SETTINGS

Address Sw (Open	Closed	Function
SW3-2 SW3-3 SW3-4 SW3-5	Disable Disable	17777440 17776700 Enable Enable	Sector Interlace ¹ Standard Unibus Address ² Alternate Unibus Address ² Boot PROM Option ³ Line Time Clock Option ⁴ lk Microcode Address Range (normally open)

Emulex recommends this switch be left OFF (open).

²Only one address may be selected. All other address switches MUST BE OFF.

³See paragraph 3.4.5.2.

⁴See paragraph 3.4.5.8.

Appendix B

Instructions for the SC02/C Diagnostics

B.1 <u>INTRODUCTION</u>

This appendix provides instructions for use of the Emulex SC02/C Diagnostic program. The part number for the mag tape is PX9960301.

B.1.1 <u>Purpose</u>

This program is intended to serve as an extremely useful hardware debugging tool, subsystem reliability test, and pack formatter for the SC02/C Disk Controller.

B.1.2 Program Description

This test program is controlled by a diagnostic supervisor which communicates to the operator via the TTY or CRT. The operator may specify, via the supervisor, any of the supervisor requests. The diagnostic supervisor provides some varied services to the individual diagnostic program. These include routines to interface to the terminal, octal conversion, error handler, operator options, looping facilities and test selection. For more information see the diagnostic supervisor description. Information which must be entered by the user is underlined, although not all underlined text in this appendix is that which must be input.

B.1.3 Program Format

The diagnostic supervisor locates in memory 1100 - 7776, and the diagnostic program begins at location 10000. It organizes as follows.

- a. Supervisor control table
- b. Disk controller register definitions
- c. Additional command table
- e. Command subroutines
- f. Support subroutines
- g. Test routines
- h. Error message tables

B.2 SYSTEM REQUIREMENTS

The hardware necessary to run this program is a LSI-ll processor with 28K minimum words of memory, an operator communication terminal and an SCO2/C disk subsystem.

B.3 **OPERATING PROCEDURE**

To start the program, boot the distribution tape. If you are running XXDP+ all of the following will print. If you are running XXDP only the last line of the following will print.

CLEARING MEMORY

CHM MTAO XXDP+ MT MONITOR 28K

BOOTED VIA UNIT n

ENTER DATE: (DD-MMM-YR)

RESTART ADDRESS: 153726

50 HZ? N

LSI? Y

THIS IS XXDP+

TYPE H OR H/L FOR DETAILS

.R^_SXCXOB

The controller will print:

EMULEX CORPORATION MODEL SC02/C DISK CONTROLLER FUNCTIONAL LOGIC TEST, PACK FORMATTER, AND RELIABILITY TEST REVISION B MAY 17, 1982

DRIVE STATUS

	SECTOR	TRACK	CYLINDER	PHY.UNIT	
DRIVE $\# 0 = RK06$	22	3	411	0	-
DRIVE $\# 1 = RK06$	22	3	411	0	
DRIVE $\# 2 = RK07$	22	3	815	0	
DRIVE $\# 3 = RK07$	22	3	815	0	
DRIVE $# 4 = OFF L$	INE -	-	-	-	
DRIVE $# 5 = OFF L$	INE -		-	-	
DRIVE $\# 6 = OFF L$	INE -	-	-	. –	
DRIVE $\#$ 7 = OFF L	INE -	-	-	-	
				đần đơn đạn đán đàn đân đại, của đạn đạn đơn đơn đưn đức đơn đản đơn độ	-

ATP Y OR N ? (Answer N to this)

A series of prompts will be printed which request the user to make certain selections. The following underlined answers (which denote user response) are only examples of certain answers.

The first prompt requests the user to select the drives to be tested.

EXC> <u>DS 0,2</u>

Should the user fail to respond to this command, all on line drives will be tested.

Next a prompt will be printed which requests the user to select the tests to be run:

EXC> <u>ST 1,2,3,7</u>

Should the user fail to respond to this command, all tests will be run.

A final prompt will be given which allows the user to start the program:

EXC> SP

After the program has started, it may be interrupted and the control returned to the diagnostic supervisor at any time by typing:

CNTL C

At the end of each pass, the program will print the following message and begin the next pass.

ALL DRIVES TESTED

END OF PASS XXX ERROR TOTAL XXX

B.4 <u>DIAGNOSTIC SUPERVISOR</u>

The purpose of the diagnostic supervisor is to give the operator maximum flexibility in running the program and in using the program as a trouble-shooting aid.

The program is in supervisor command monitor when the following prompt is displayed:

EXC>

In this mode, the operator may input any of the supervisor command codes described below. A command is always terminated by a carriage return. If parameters are required they must be separated from the command by a space and separated from each other by commas. An example is:

ST 1.2.3 (Select test 1, test 2 and test 3)

B.4.1 <u>Standard Supervisor Commands</u>

Command codes are as follows:

<u>DM (Dump Memory)</u>: Display the content of the specified memory locations.

Call:

DM SSSSSS, EEEEEE

Here SSSSSS is the starting memory location and EEEEEE is the ending memory location.

<u>PM (Patch Memory)</u>: Examine and/or modify specified memory location content. Should the user desire to modify the content of the open location, type in the new data in octal/hex, followed by a terminator. If there is no new data input, the content will remain unchanged.

Valid terminators are as follows:

CR - end patching, return to command monitor

LF - examine next sequential location

^ - examine previous sequential location

@ - examine location addressed by data

Call:

PM SSSSSS

Here SSSSSS is the memory location.

<u>DR (Dump Registers)</u>: Display all the LSI-11 general register contents at the trap or halt condition.

Call:

DR

<u>SB (Set Breakpoint)</u>: Allows the user to stop execution of the program at a specific location, and return to command monitor.

Call:

SB SSSSSS

Here SSSSSS is the specific trap location.

<u>CB (Clear Breakpoint)</u>: Clears the previous breakpoint trap and restores the program code at the trap location.

Call:

CB

<u>LB (Loop address on Breakpoint)</u>: Sets the breakpoint loop address and also sets SR8 on.

Call:

LB SSSSSS

Here SSSSSS is the loop address.

<u>SP (Start Program)</u>: Starts to execute the diagnostic test sequence. This is the normal procedure to start the test.

Call:

SP

<u>LP (Line Printer)</u>: Enables the line printer as an output device.

Call:

 \mathbf{LP}

<u>ST (Select Sequence Tests)</u>: Enters any particular test sequence for the diagnostic test.

Call:

ST 1,2,3,5

Here 1,2,3,5 are the selected test numbers.

<u>NT (Select NO Tests)</u>: Enters any tests which will not be included in the test sequence.

Call:

NT 1,2,3,5

Here 1,2,3,5 are bypass test numbers.

<u>AT (Select All Tests)</u>: Initializes the test sequence to include all test routines.

Call:

АТ

<u>SS (Select Switch Options)</u>: Allows the user to enter any of the displayed switch options in the case that there are no front panel switches.

Call:

SS

<u>DS (Display Switch Options)</u>: Displays all the selected switch options.

Call:

DS

<u>GT (Go To Specific Address)</u>: Goes to a particular address which is specified by the user.

Call:

GT SSSSSS

Here SSSSSS is a specific address.

<u>IP (Initialize Program)</u>: Restarts the diagnostic program and initializes all the common variables.

Call

IP

<u>SD (Select Test Drives)</u>: Allows the user to specify which drives are to be tested. The user may choose from drives 0 through 7.

Call:

SD 1,2

Here 1,2 are selected drive numbers.

<u>KB (Enable CRT/TTY)</u>: Enables CRT/TTY as output device, and disables the line printer.

Call:

KB

B.4.2 Extended Supervisor Commands

<u>DP (Select Data Pattern)</u>: Allows the user to select any data pattern to be tested. Each bit in the word pattern corresponds to the pattern number.

Call:

DP 0,3,5

Here 0,3,5 are data pattern numbers.

TS (Test Summary): Displays the test result summary.

Call:

TS

<u>FM (Pack Format)</u>: Causes all the online logical drives or any particular selected drives to be formatted. All headers are written and the data fields are written with the bad sector file format.

Call:

FM		(for	all on-line drives)	
FM	0,2,4	(for	selected drive 0,2,4	only)

<u>DC (Drive Configurations)</u>: Displays all the drive configurations.

Call:

DC

<u>QT (Quick Test)</u>: Performs selected tests one iteration, and does the data transfer function from cylinder 0 to cylinder 10 only.

Call:

QT

B.5 TEST DESCRIPTION

There will be only one iteration of all tests for the first pass for each drive. Otherwise it will perform the test as many iterations as was assigned to the test.

TEST 01 - Reset and Verify Registers

Resets the controller and reads all the controller registers except the data buffer and verifies that they are correct.

Re-examine RKCS1 to make sure controller error did not set.

Re-examine RKCS2 to make sure data late did not set.

TEST 02 - Controller Clear and Verify Registers

Initializes the controller with a controller clear, reads all the controller registers except the data buffer, and verifies that they are correct.

Re-examine RKCS1 to make sure controller error did not set.

Re-examine RKCS2 to make sure data late did not set.

TEST 03 - Test Bits in Controller Status Register 1

Verifies the loading and unloading of all possible read/write bits in the Controller Status Register 1 with both a floating zeros and a floating ones pattern.

TEST 04 - Test Bits in Word Count Register

Verifies the loading and reading of all possible read/write bits in the register with both a floating zeros and a floating ones pattern.

TEST 05 - Test Bits in Bus Address Register

Verifies the loading and reading of all possible read/write bits in the register with both a floating zeros and a floating ones pattern.

TEST 06 - Test Bits in Disk Address Register

Verifies the loading and reading of all possible read/write bits in the register with both a floating zeros and a floating ones pattern.

TEST 07 - Test Bits in Desired Cylinder Register

Verifies the loading and reading of all possible read/write bits in the register with both a floating zeros and a floating ones pattern.

TEST 10 - Interrupt Priority

There are two subtests in this test as follows:

- a) Set up priority to one less than controller interrupt priority. Write ready with interrupt enable, make sure there is an interrupt.
- b) Now set up priority equal to controller interrupt priority. Write interrupt enable with ready, make sure interrupt does not occur.

Note: In subtest A, for LSI 11/02 processor interrupt priority will be set to zero.

TEST 11 - SILO Read/Write Test

There are four subtests in this test as follows:

- a) Read SILO when empty. Check for data late and controller error. Issue controller clear and check if error reset.
- b) SILO loading and unloading of one word, using a floating zeros and floating ones pattern. Issue a controller clear to initialize controller. Clear word count register. Write a test word into silo. Check all other registers for interaction problems. Check that output ready is set in RKCS2. If not, wait for a reasonable time, read back content and make sure it is correct. Check for no controller error, no data late, input ready set, output ready reset. Then read another word from the SILO to make sure data late and controller error set. Repeat the test until it uses all the data patterns.
- c) This subtest writes the SILO with 66 different data patterns, checks input ready, output ready, and data late for each word written. It then reads all 66 words back, checks contents, input ready, output ready, and data late for each word. An extra read is then done to make sure the SILO is empty.
- d) Writes 67 words in the SILO and makes sure data late only occurs on the 67th word. Clears the controller with controller clear and checks input ready and output ready for initialize state.
- TEST 12 Drive Type Error

Creates a drive type error make sure drive type error sets and status valid sets.

TEST 13 - Status Valid and Parity Error

Issues a select to a test drive with bad parity. Makes sure DTCPAR, controller error, current drive attention, DPE, drive interrupt, and status valid set. Issues a controller clear. Makes sure drive interrupt and attention are still set. Selects drive again with good parity. Makes sure attention, current drive attention, drive interrupt, and status valid are set and DTCPAR is reset. Issues a controller clear to clear CERR bit. Issues a drive clear to make sure attention clears.

TEST 14 - Double Interrupt for Recalibrate

Issues a subsystem clear. Issues a recalibrate. Makes sure status valid is set after first interrupt. After second interrupt checks that status valid is reset. Issues drive select and makes sure status valid is set. Clears drive and checks that current drive attention is reset.

TEST 15 - Single Interrupt from Attention

Issues a subsystem clear. Does a seek to cylinder zero. Waits for interrupt from drive attention, and makes sure another interrupt does not occur. Clears drive.

TEST 16 - Illegal Disk Address

Issues a recalibrate, makes sure it is on legal disk address. Then performs the two subtests as follows:

- a) Issues a seek to cylinder 0, and head 3. Makes sure illegal address error and seek incomplete set. Clears controller and drive. Repeats for heads 4-7. Checks that both IDAE and seek incomplete set for head 7, and IDAR sets for head 4, 5, and 6.
- b) Issues a seek to maximum cylinder plus one, head 0, and makes sure illegal disk address error sets. Clears controller and drive.
- TEST 17 Write/Read One Sector

Issues a write data of one sector on cylinder 312, head 0, and sector 0. Reads it back to make sure it agrees with what is written. Repeats the test with all selected data patterns.

TEST 20 - Partial Write/Read Test

This test will perform the following 3 subtests:

- a) Issues a write data of 103 words to cylinder 312, head
 0, and sector 0. Issues a read data of 256 words on cylinder 312, head 0, and sector 0. Makes sure only 103 words agree with what is written, with the rest of sector words zero filled.
- b) This subtest will be the same as subtest A, except it uses 255 words.
- c) This subtest will also be the same as subtest A, except it uses 1 word.

Repeat this test with all selected data patterns.

TEST 21 - Write Check One Sector

This test consists of four subtests as follows:

- a) Issues a write data to cylinder 312, head 0, and sector 0 with selected data pattern. Issues a write check to cylinder 312, head 0, sector 0, makes sure no error occurs.
- b) Issues a write data to cylinder 312, head 0, and sector 0 with selected data pattern. Issues a write check to cylinder 312, head 0, and sector 0 with same data except word 110 has its complement. Makes sure write check error sets, and bus address and word count are correct.
- c) Same as subtest b, except using word 0 for testing.
- d) Same as subtest b, except using word 255 for testing.

Repeat this test with all selected data patterns.

TEST 22 - Partial Write Check

Writes data to cylinder 312, head 0, sector 0, with 256 words of known data. Issues a write check command of 110 words making sure that 111th word is different than data on the disk. Makes sure write check error does not set.

TEST 23 - Write/Write Check/Read Two Sectors

This test performs four subtests as follows:

- a) Issues a write data of 512 words to cylinder 312, head
 0, sector 0. Issues a write check of 512 words and
 makes sure no error. Issues a read data of 512 words
 and makes sure no error.
- b) Issues a write data of 257 words to cylinder 312, head 0, sector 0. Issues a write check of 512 words and makes sure second sector fills with zero after the first word. Issues a read data of 512 words and makes sure no error.
- c) Issues a write data of 512 words to cylinder 312, head 0, sector 21. Issues a write check of 512 words and make sure no error. Issues a read data of 512 words and makes sure no error.
- d) Issues a write data of 512 words to cylinder 312, head2, sector 21. Issues a write check of 512 words and

makes sure no error. Issues a read data of 512 words and makes sure no error.

Repeat this test with all selected data patterns.

TEST 24 - End of Pack

This test performs three subtests as follows:

- a) Issues a write data with 512 words to last cylinder, last head, last sector, making sure the cylinder overflow error (COE) sets.
- b) Issues a write check with 512 words to last cylinder, last head, last sector, making sure the cylinder overflow error (COE) sets.
- c) Issues a read data with 512 words to last cylinder, last head, last sector, making sure the cylinder overflow error (COE) sets, and verifies the data in last cylinder, last head, last sector is correct.

TEST 25 - Programming Error

Issues a subsystem clear. Issues a read data of 512 words on cylinder 312, head 0, sector 0. During read, issues a write to the spare register. Makes sure programming error sets.

TEST 26 - ECC Hard Error

Issues a subsystem clear. Issues a write data of 512 words to cylinder 0, head 0, and sector 0. Again, issues a write data of 512 words, while writing the sector the second time and issues a controller clear. Now issues a read data of 512 words to cylinder 0, head 0, and sector 0, making sure ECC hard error sets.

TEST 27 - Non-Existing Memory

This test consists of two parts:

- a) Issues a write data of 1 word using address 776000, making sure non-existing memory sets.
- b) Issues a read data of 1 word using address 776000, making sure non-existing memory sets.

This test will not be run if the CPU is LSI 11/23 with 128K words of memory.

TEST 30 - Extended Memory Address Test

This test checks the operation of the extended memory address bits. If the system does not have memory management or has memory management and only 32K this test will not be performed. If switch 0 is set, 22-bit addressing will be tested, otherwise 18-bit addressing will be tested. Appropriate address bits will be verified.

- a) The program writes 2 words on test sector of all zeros, except for the second word which is all ones.
- b) Extended address bit "Al6" is tested by clearing location 200000 and reading the test sector into location 17776. Location 200000 is checked to verify that data is all ones.
- c) Location 400000 is cleared and the test sector is read into location 37776. Location 400000 is checked for the proper content (ones).
- d) Location 1000000 is cleared and the test sector is read into location 77776. Location 1000000 is checked for the proper content (ones).
- e) Location 2000000 is cleared and the test sector is read into location 177776. Location 2000000 is checked for the proper content (ones).
- f) Location 4000000 is cleared and the test sector is read into location 377776. Location 4000000 is checked for the proper content (ones).
- g) Location 10000000 is cleared and the test sector is read into location 777776. Location 10000000 is checked for the proper content (ones).

TEST 31 - Generate Bad Sector File for Formatted Drive

This test includes two parts as follows:

- a) It writes with data pattern ll on every sector except all the sectors in the last cylinder, last head. The cylinder address and disk address will be saved in bad sector file wherever an error occurred.
- b) Issues a write check to every sector except all sectors in the last cylinder, last head, because this command never does an ECC correction and it is necessary to have all read errors in the file. All cylinders, heads, sectors having error will be saved in bad sector file.

TEST 32 - Bad Sector File Manipulation

This test reads the current bad sector file and allows the operator to zero it, add to it, list it, and rewrite it. If switch 02 is set this is test will be bypassed.

TEST 33 - Operator Intervention Test

This test consists of three subtests as follows:

- a) This subtest checks the status of 'WRL' bit in the RKDS; when write protected/read-write enabled.
- b) This subtest checks the LTC interrupt. The following conditions have to be satisfied so that the test will run successfully.
 - For LSI 02 W3 jumper must be removed.
 For LSI 23 W4 jumper must be removed.
 In SC02 controller SW3-5 should be on.
- c) This subtest will read the bootstrap PROM and calculate the check sum and compare with the check sum in PROM to verify the PROM is correct.

TEST 34 - Seek Test

This test consists of the following three subtests:

- a) Seek command is issued from cylinder 0 to the last cylinder with increment of one cylinder at a time.
- b) Seek command is issued from the last cylinder to cylinder 0 with decrement of one cylinder at a time.
- c) This subtest will initialize two cylinder address words, one to cylinder 0 and the other to the last valid cylinder (ADDO, and ADD1 resp.) Seek command sequences will be executed taking the cylinder address from ADD0 and ADD1, alternately. ADD0 and ADD1 will have its cylinder address incremented (ADD0) and decremented (ADD1) by one each time the appropriate word is used for a seek address. The subtest will be ended when the seek function has been completed for the zero cylinder address when taken from ADD1.

TEST 35 - Addressing Test

This test writes three words (cylinder address, head/sector address, and drive number) in all sectors. Then it reads them back and checks data to verify the proper sector is selected.

TEST 36 - Write/Write Check/Read Whole Pack

This test writes data to all sectors with selected data pattern, write checks all the sectors and reads all sectors and verifies the data is correct. Repeats the test with all selected data patterns.

TEST 37 - Multi-Drive Interference Test

This test performs multi-drive positioning operations, while the test drive performs a large data transfer, for the purpose of detecting problems of concurrent drive operation. This test will not be run if there is only one drive on the subsystem.

B.6 ERROR INFORMATION

The supervisor provides complete error handling capability, including the ability to loop back to a specified point from the error, suppress error typeout, etc. The supervisor error handler is called via the EMT call in the computer, which allows for up to 255 different error messages, as the low order byte can pass 8 bits of data to the handler. The handler will type three lines of information concerning the error. The first line will be a description of error, and the second line will be the heading for the data on the third line. For example:

ERROR OCCURRED IN WRITE OPERATIONTESTPCRKCS1RKCS2RKDSRKER000017030722100222002000100300000000

The program passes the pertinent data to the error handler in \$PARA0, \$PARA1, \$PARA2, etc. \$PARA0 contains the number of data words passed in \$PARA1, \$PARA2, etc. For example:

- MOV #2,\$PARAO
- MOV RKCS1(R4), \$PARA1
- MOV RKCS2(R4),\$PARA2

The error message is specified by the number address to the basic error call (which is the EMT instruction). For example:

ERROR+41

will tell the handler to output error message 41. The error message is placed at the end of the program. The error handler will search the error table to pick the address of error message and the error data heading address.

Physical and logical addresses of the current test drive will also be displayed in front of any error message. It provides some of the information concerning the location of the error in the physical drive. The format is as follows:

	РНҮ	SICAL-			L(JGICAL	
DR	CYL	TRK	SEC	DR	CYL	TRK	SEC
0	1234	3	0	0	400	2	22

B.7 NON-STANDARD CONTROLLER ADDRESS AND INTERRUPT VECTOR

If the test controller is not using standard address (177440) and standard interrupt vector (210), the operator must patch the program before he starts to run the program.

Patch location 010240 for controller address.

Patch location 010242 for interrupt vector and location 010244 for interrupt status.

Patch location 010246 for interrupt priority, default is level 5.

B.8 <u>TERMINAL REQUIREMENT</u>

This program is written for a terminal using 9600 baud. If the terminal uses below 9600 baud, the operator must patch the program to provide appropriate filler characters. The filler character is located in 001263. Be careful as it is in the higher byte of a word. Enter the number in the high byte of word, for example:

001262 002000 enters the filler character number 4.

If the terminal is VT100, the operator must turn off the auto X-ON X-OFF mode. The diagnostic supervisor will not support auto X-ON, X-OFF mode.

B.9 CONTROL CHARACTERS

There are three control characters in this program as follows:

- CONTROL C Aborts the program and returns to the supervisor command monitor.
- CONTROL S Stops the display of output at your terminal.
- CONTROL Q Resumes the display of output at your terminal.

APPENDIX C Modifications to DEC Diagnostics

C.1	ZR6A-CO RK611 DISKLESS	DIAGNOSTIC	<u> - PART 1 - (Aug 77) - S1C2OA</u>
	Location	From	To
	12542	1404	404
	13432	1404	404
	14316	1404	404
	15202	1404	404

C.2 ZR6K-EO RK06 FUNCTIONAL CONTROLLER DIAGNOSTIC (Feb 78)-S1C11A

Location	From	To
6304-6306 20606-20610	12737,62 12737,12	137,6540 137,22050
25612-25614 26372-26374		137,26312 137,30212
11346-11350 12042-12044	12737,12 12737,12	137,11710 137,12352
35110	42777	2
10630 10710	104431 104423	104435 104435
11272	104424	104435
12022 12432	104425 104431	104435 104435
12540	104431	104435
12570 22202	104424 104424	104435 104435
22374	104424	104435
22474 22656	104424 104431	104435 104435
24326	104431	104435
22132 30332	104431 104426	104435 104435
32162	104427	104435
11230 11772	104431 104431	104435 104435
37040	000020	000400

C.3 ZR6M-DO RK611/06 SUBSYSTEM VERIFY-PART 1 (Feb 78)-S1C22A

Location	From	To
55730-55732	5737,177572	137,56060
26044-26046	5037,5532	240,240

C-1

C.4 ZR6N-DO RK611/06 SUBSYSTEM VERIFY-PART 2 (Feb 78)-S1C23A

Location	From	To
23252	177145	177400
23262-23264	1002,5260	62760,100
57744-57746	5737,177572	137,60074
30602-30604	5037,5532	240,240

C.5 ZR6L-CO RK06 FORMATTER (Feb 78) - SIC18A

Location	From	To
20734	3670	4670
22030	3670	4670
31672	6	5
31676	12	0
31726	3660	4660
23576	104411	207
22056	10114	10124
22060-22062	104412,207	137,27536
27534	1457	457
27536-27540	52737,4	12714,17777
27542-27544	6364,105737	104412,207
2032-2034	44004,46413	46050,45563
2036-2040	47712,50310	0,0
27734-27736	104104,42737	104055,4737
27740-27742	2,6364	22024,240

C-2

1



Reader's Comments

Your comments and suggestions will help us in our continuous effort to improve the quality and usefulness of our publication.		
Manual Part Number	Rev	
Is it easy to use?	dgment is it complete, accurate, well organized, well written, etc.?	
What features are most useful?		
Does this manual satisfy the need you think it was intended	ed to satisfy? Why?	
	<i>bok</i> , which contains the information on the remainder of EMULEX's	
Name	Street	
Title	City	
Company	State/Country	
Department	Zip	
Additional copies of this document are available from:		
Emulex Corporation 3545 Harbor Boulevard		

3545 Harbor Boulevard P.O. Box 6725 Costa Mesa, CA 92626 Attention: Customer Services Fold Here and Staple

Do Not Tear - Fold Here.

