

digital

DZ11 user's guide

Preliminary Edition, March 1977 Preliminary Edition (Rev), June 1977 1st Edition, September 1977 2nd Edition, February 1979

The drawings and specifications herein are the property of Digital Equipment Corporation and shall not be reproduced or copied or used in whole or in part as the basis for the manufacture or sale of equipment described herein without written permission.

Copyright © 1977, 1979 by Digital Equipment Corporation

The material in this manual is for informational purposes and is subject to change without notice. Digital Equipment Corporation assumes no responsibility for any errors which may appear in this manual.

Printed in U.S.A.

This document was set on DIGITAL's DECset-8000 computerized typesetting system.

The following are trademarks of Digital Equipment Corporation, Maynard, Massachusetts:

DIGITAL	DECsystem-10	MASSBUS
DEC	DECSYSTEM-20	OMNIBUS
PDP	DIBOL	OS/8
DECUS	EDUSYSTEM	RSTS
UNIBUS	VAX	RSX
	VMS	IAS

CONTENTS

		Page
CHAPTER 1	GENERAL DESCRIPTION	
1.1	INTRODUCTION	1-1
1.2	PHYSICAL DESCRIPTION	
1.2.1	Configurations	
1.3	GENERAL SPECIFICATIONS	1-8
1.3.1	Outputs	
1.3.1.1	DZ11-A, -B, and -E	1-9
1.3.1.2	DZ11-C, -E, and -F	
1.3.2	Inputs	
1.3.3	Power Requirements, DZ11-A, -B, and -E	
1.3.4	Power Requirements, DZ11-C, -D, and -F	
1.3.5	Environmental Requirements – All DZ11s	
1.3.6	Distortion – DZ11-A, -B, and -E	
1.3.7	Interrupts	
1.3.8	Line Speed	
1.3.9	Distance (DZ11-A, -B, and -E)	
1.3.10	Distance (DZ11-C, -D, and -F)	
1.4	FUNCTIONAL DESCRIPTION	
1.4.1	PDP-11 Unibus Interface.	
1.4.2	Control Logic	
1.4.3	Line Interface	
CHAPTER 2	INSTALLATION	
2.1	SCOPE	2.1
2.2	CONFIGURATION DIFFERENCES	
2.3	UNPACKING AND INSPECTION	
2.4	INSTALLATION PROCEDURE	
2.4.1	H317 Distribution Panel and Static Filter Installation	
2.4.1.1		
	EIA Option	
2.4.1.2	20 mA Option	
2.4.2	M7819 Module Installation	
2.4.3	M7814 Module Installation	2-6
CHAPTER 3	PROGRAMMING	
3.1	INTRODUCTION	3-1
3.1.1	Device and Vector Address Assignments	
3.2	REGISTER BIT ASSIGNMENTS	
3.2.1	Control and Status Register (CSR)	
3.2.2	Receiver Buffer (RBUF)	
3.2.3	Line Parameter Register (LPR)	
3.2.4	Transmit Control Register (TCR)	

CONTENTS (CONT)

3.2.5 3.2.6 Page

3.3	PROGRAMMING FEATURES	3-9
3.3.1	Baud Rate	
3.3.2	Character Length	
3.3.3	Stop Bits	
3.3.4	Parity	
3.3.5	Interrupts	
3.3.6	Emptying the Silo	
3.3.7	Transmitting a Character	
3.3.8	Data Set Control	
3.4	PROGRAMMING EXAMPLES	
APPENDIX A	DZ11 (M7814) TO AN ACTIVE DEVICE INSTALLATION	
	FIGURES	
Figure No.	Title	Page
1-1	DZ11 System Applications	1-1
1-2	DZ11 EIA Module (M7819), Distribution Panel (H317-E), Static Filter	
	(H7004C), and Cables (BC06L-OJ and BC05W-15)	1-2
1.2	TN711 00 A N 1 1. (N. 4701 A) TN1. A 1 1 (TT017 T) C()	
1-3	DZ11 20 mA Module (M7814), Distribution Panel (H317-F), Static	
	Filter (H7004B), and Cables (BC06K-OJ and BC08S-15)	
1-4	Filter (H7004B), and Cables (BC06K-OJ and BC08S-15) DZ11 Hardware Interconnections	1-4
1-4 1-5	Filter (H7004B), and Cables (BC06K-OJ and BC08S-15)	1-4
1-4 1-5 1-6	Filter (H7004B), and Cables (BC06K-OJ and BC08S-15) DZ11 Hardware Interconnections H3271 or H327 Turnaround Test Connectors H327, H3190, H3271, and H325	1-4 1-5 1-6
1-4 1-5 1-6 1-7	Filter (H7004B), and Cables (BC06K-OJ and BC08S-15) DZ11 Hardware Interconnections H3271 or H327 Turnaround Test Connectors H327, H3190, H3271, and H325 H3190 Staggered Line Turnaround	1-4 1-5 1-6 1-7
1-4 1-5 1-6 1-7 1-8	Filter (H7004B), and Cables (BC06K-OJ and BC08S-15) DZ11 Hardware Interconnections H3271 or H327 Turnaround Test Connectors H327, H3190, H3271, and H325 H3190 Staggered Line Turnaround General Functional Block Diagram	1-4 1-5 1-6 1-7
1-4 1-5 1-6 1-7 1-8 2-1	Filter (H7004B), and Cables (BC06K-OJ and BC08S-15) DZ11 Hardware Interconnections H3271 or H327 Turnaround Test Connectors H327, H3190, H3271, and H325 H3190 Staggered Line Turnaround General Functional Block Diagram M7819 Address Selection	1-4 1-5 1-6 1-7 1-12 2-3
1-4 1-5 1-6 1-7 1-8 2-1 2-2	Filter (H7004B), and Cables (BC06K-OJ and BC08S-15) DZ11 Hardware Interconnections H3271 or H327 Turnaround Test Connectors H327, H3190, H3271, and H325 H3190 Staggered Line Turnaround General Functional Block Diagram M7819 Address Selection M7819 Vector Selection	1-4 1-5 1-6 1-7 1-12 2-3
1-4 1-5 1-6 1-7 1-8 2-1 2-2 2-3	Filter (H7004B), and Cables (BC06K-OJ and BC08S-15) DZ11 Hardware Interconnections H3271 or H327 Turnaround Test Connectors H327, H3190, H3271, and H325 H3190 Staggered Line Turnaround General Functional Block Diagram M7819 Address Selection M7819 Vector Selection BC05W-15 and BC08S-15 Interconnection	1-4 1-5 1-6 1-12 2-3 2-3
1-4 1-5 1-6 1-7 1-8 2-1 2-2 2-3 2-4	Filter (H7004B), and Cables (BC06K-OJ and BC08S-15) DZ11 Hardware Interconnections H3271 or H327 Turnaround Test Connectors H327, H3190, H3271, and H325 H3190 Staggered Line Turnaround General Functional Block Diagram M7819 Address Selection M7819 Vector Selection BC05W-15 and BC08S-15 Interconnection M7814 Address Selection	1-4 1-5 1-6 1-7 2-3 2-3 2-5 2-6
1-4 1-5 1-6 1-7 1-8 2-1 2-2 2-3 2-4 2-5	Filter (H7004B), and Cables (BC06K-OJ and BC08S-15) DZ11 Hardware Interconnections H3271 or H327 Turnaround Test Connectors H327, H3190, H3271, and H325 H3190 Staggered Line Turnaround General Functional Block Diagram M7819 Address Selection M7819 Vector Selection BC05W-15 and BC08S-15 Interconnection M7814 Address Selection M7814 Vector Selection	1-4 1-5 1-6 1-12 2-3 2-3 2-5 2-6
1-4 1-5 1-6 1-7 1-8 2-1 2-2 2-3 2-4 2-5 3-1	Filter (H7004B), and Cables (BC06K-OJ and BC08S-15) DZ11 Hardware Interconnections H3271 or H327 Turnaround Test Connectors H327, H3190, H3271, and H325 H3190 Staggered Line Turnaround General Functional Block Diagram M7819 Address Selection M7819 Vector Selection BC05W-15 and BC08S-15 Interconnection M7814 Address Selection M7814 Vector Selection Register Bit Assignments	1-4 1-5 1-6 1-12 2-3 2-3 2-5 2-6 2-7
1-4 1-5 1-6 1-7 1-8 2-1 2-2 2-3 2-4 2-5	Filter (H7004B), and Cables (BC06K-OJ and BC08S-15) DZ11 Hardware Interconnections H3271 or H327 Turnaround Test Connectors H327, H3190, H3271, and H325 H3190 Staggered Line Turnaround General Functional Block Diagram M7819 Address Selection M7819 Vector Selection BC05W-15 and BC08S-15 Interconnection M7814 Address Selection M7814 Vector Selection	1-4 1-5 1-6 1-7 2-3 2-3 2-5 2-6 2-7 3-3

TABLES

Table No.	Title	Page
1-1	DZ11 Model Configurations	1-4
1-2	DZ11 Performance Parameters	
2-1	Items Supplied Per Configuration	2-2
2-2	DZ11 to Terminal Wiring (Using BC04R Cable)	2-8
3-1	CSR Bit Functions	
3-2	RBUF Bit Functions	3-7
3-3	LPR Bit Functions	3-8
3-4	Baud Rate Selection Chart	3-10

CHAPTER 1 GENERAL DESCRIPTION

1.1 INTRODUCTION

The DZ11 is an asynchronous multiplexer that provides an interface between a PDP-11 processor and eight asynchronous serial lines. It can be used with PDP-11 systems in a variety of applications that include communications processing, time-sharing, transaction processing, and real-time processing. Local operation to terminals or computers is possible at speeds up to 9600 baud using either EIA RS232C interfaces or 20 mA current loop signaling. Remote operation using the public switched telephone network is possible with DZ11 models offering EIA RS232C interfaces. Enough data set control is provided to permit dial-up (auto answer) operation with modems capable of full-duplex* operation such as the Bell models 103 or 113 or equivalent. Remote operation over private lines for full-duplex* point to point or full-duplex* multipoint as a control (master) station is also possible. Figure 1-1 depicts several of the possible applications for the DZ11 in a PDP-11 system.




Figure 1-1 DZ11 System Applications

^{*}The DZ11 data set control does not support half-duplex operations or the secondary transmit and receive operations available with some modems such as the Bell model 202, etc.

The DZ11 has several features that provide flexible control of parameters such as baud rate, character length, number of stop bits for each line, odd or even parity for each line, and transmitter-receiver interrupts. Additional features include limited data set control, zero receiver baud rate, break generation and detection, silo buffering of received data, module plug-in to hex SPC slots, and line turn-around.

Each DZ11 module provides for operation of eight asynchronous serial lines. Since the module interfaces to these channels with a 16-line distribution panel, 2 DZ11 modules can be used with 1 panel. Also note that the two versions of the DZ11 (EIA or 20 mA output) consist of different module and panel types. This fact allows a system to mix EIA and 20 mA by using multiple DZ11s.

1.2 PHYSICAL DESCRIPTION

The DZ11 (8-line configuration) comprises a single hex SPC module and a 13.34 cm (5.25 in), unpowered distribution panel, connected by a 4.6 m (15 ft) ribbon cable. Several types of interconnecting cables are used between the distribution panel and the modem or terminal, depending on the device. A 16-line configuration uses two modules and a single distribution panel connected by two ribbon cables. The DZ11 modules, cables, static filters,* and distribution panel are shown in Figures 1-2 and 1-3. The subsequent paragraphs present a detailed description of the physical and electrical specifications of the various DZ11 options and configurations.




Figure 1-2 DZ11 EIA Module (M7819), Distribution Panel (H317-E), Static Filter (H7004C), and Cables (BC06L-0J and BC05W-15)

^{*}Static filters are not supplied with earlier modules.




Figure 1-3 DZ11 20 mA Module (M7814), Distribution Panel (H317-F), Static Filter (H7004B), and Cables (BC06K-0J and BC08S-15)

1.2.1 DZ11 Configurations

The DZ11 can be supplied in six different configurations, each designated by a suffix letter (A-F). The DZ11-A and the DZ11-B options are EIA devices with partial modem control. The DZ11-E is the combination of a DZ11-A and a DZ11-B. The DZ11-C and the DZ11-D are 20 mA loop output versions. The DZ11-F is the combination of a DZ11-C and a DZ11-D. Table 1-1 lists the various option configurations and Figure 1-4 shows the required hardware for the various configurations.

The DZ11-A and DZ11-B each use an M7819 module that plugs into slot 2 or 3 of a DD11-B or any system unit with a hex SPC slot; however, slots in the PDP-11/20 BA11 box cannot be used. The H317-E distribution panel provides 16 communication lines from 2 M7819 modules (8 lines per module) and is included with the DZ11-A and DZ11-E configurations. The H317-F distribution panel provides 16 lines for the DZ11-C and DZ11-F configurations, which use the M7814 modules (20 mA system). The distribution panels require no power and can be mounted in an H960 48.26 cm (19 in) cabinet. Static filters (H7004C, EIA, and H7004B, 20 mA) are used to prevent problems caused by electrostatic discharge. A 50-conductor, flat, shielded cable, BC05W-15, connects from the M7819 module to the static filter. Cable BC06L-0J connects the static filter to the EIA distribution panel. A 40-conductor, flat, shielded cable, BC08S-15, connects from the M7814 module to the static filter. Cable BC06K-0J connects the static filter to the 20 mA distribution panel.




Figure 1-4 DZ11 Hardware Interconnections

Table 1-1 DZ11 Model Configurations

Model	Output	Module	Panel	Test Connector	Cables	Static Filter
DZ11-A DZ11-B DZ11-E DZ11-C DZ11-D DZ11-F	EIA EIA EIA 20 mA 20 mA	M7819 M7819 M7819 (2) M7814 M7814 M7814 (2)	H317-E H317-E H317-F H317-F	H325/H327 H327 H325/H327 H3190 H3190 H3190	BC05W, BC06L BC05W, BC06L BC05W (2), BC06L (2) BC08S, BC06K BC08S, BC06K BC08S (2), BC06K (2)	H7004C H7004C H7004C H7004B H7004B

NOTES

H327 will be replaced by H3271 in later units. H3190 is not supplied with early units. The shipping list will indicate which test connector, if any, is supplied.

H7004C, H7004B, BC06L, and BC06K are not supplied with early units. The shipping list will indicate which static filter and cable, if any, are supplied.

Modems or terminals are connected to the H317-E EIA panel by cables that attach to 16 DB25P cinch connectors. These cables are not provided with the DZ11. The BC05D-25 cable is recommended for data set interconnections, and the BC03M cable is recommended for local terminal interconnections. The BC05W-15 cable carries the data and control signals for all eight lines. Connections between terminals and the H317-F 20 mA panel are by customer-supplied cables to 16 (4-screw) terminal strips. The data signals for all eight lines are carried to the distribution panel by the BC08S-15 cable.

Two accessory test connectors, H325 and H3271*, are provided with each DZ11-A. The H325 plugs into an EIA connector on the distribution panel or on the end of the BC05D cable to loop back data and modem signals onto a single line. The H3271 connects to the module with the BC05W cable (two M7819 modules can be connected to one H3271) and staggers the data and modem lines as shown in Figure 1-5. The connectors are shown in Figure 1-6.

The 20 mA (M7814 module) options also have a staggered turnaround connector (H3190†). The H3190 connects to the M7814 using the BC08S cable and staggers the lines as shown in Figure 1-7.

A priority level 5 insert plugs into a socket on the M7819 or M7814 module to establish interrupts at level 5 on the Unibus.

Maximum configuration allows 16 DZ11 modules per Unibus.






Figure 1-5 H3271 or H327 Turnaround

^{*}This is a new item replacing the H327. The H327 may be used until the H3271 becomes available. The H327 plugs directly into J1 on the M7819 module.


[†]This is a new item; check the shipping list for availability.



H3190




H3271




H325

8639-1

Figure 1-6 Test Connectors H327, H3190, H3271, and H325





LINES 2 & 3, 4 & 5, AND 6 & 7 ARE STAGGERED THE SAME WAY

11-5141

Figure 1-7 H3190 Staggered Line Turnaround

1.3 GENERAL SPECIFICATIONS

The following paragraphs contain electrical, environmental, and performance specifications for all DZ11 configurations. Table 1-2 lists the performance parameters of the DZ11.

Table 1-2 DZ11 Performance Parameters

Parameter	Description			
Operating Mode	Full-Duplex	Full-Duplex		
Data Format	Asynchronous, serial by bit, 1 start and 1, 1-1/2 (5-level codes only), or 2 stop bits supplied by the hardware under program control			
Character Size	5, 6, 7, or 8 b	5, 6, 7, or 8 bits; program-selectable. (Does not include parity bit.)		
Parity	Parity is progr	am-selectable. Th	nere may be none, or it ma	ay be odd or even.
Bit Polarities	Unibus	Interface	EIA Out	20 mA Loop
Data Signal	Low = 1 High = 0	$\begin{aligned} & \text{High} = 1 \\ & \text{Low} = 0 \end{aligned}$	Low = 1 = Mark High = 0 = Space	0–5 mA 15–20 mA
Control Signal	Low = 1 High = 0	$\begin{aligned} & \text{High} = 1 \\ & \text{Low} = 0 \end{aligned}$	Low = OFF High = ON	
Order of Bit	Transmission	Transmission/reception low-order bit first		
Baud Rates	50, 75, 110, 1 and 9600	50, 75, 110, 134.5, 150, 300, 600, 1200, 1800, 2000, 2400, 3600, 4800, 7200, and 9600		
Breaks	Can be genera	Can be generated and detected on each line		
Throughput	21,940 characters/second = (bits/second × No. Lines × direction)/(Bits/Character)			
	Example: $(9600 \times 8 \times 2)/7 = 21,940$ characters/second			
		other factors su	40. Actual through- ch as type of CPU,	

1.3.1 Outputs

1.3.1.1 DZ11-A, -B, and -E - Each line provides voltage levels and connector pinnings that conform to Electronic Industries Association (EIA) standard RS232C and CCITT recommendation V.24. The leads supported by this option are:*

Circuit AA (CCITT 101)	Pin 1	Protective Ground
Circuit AB (CCITT 102)	Pin 7	Signal Ground
Circuit BA (CCITT 103)	Pin 2	Transmitted Data
Circuit BB (CCITT 104)	Pin 3	Received Data
Circuit CD (CCITT 108.2)	Pin 20	Data Terminal Ready
Circuit CE (CCITT 125)	Pin 22	Ring Indicator
Circuit CF (CCITT 109	Pin 8	Carrier

NOTE Signal ground and protective ground are connected.

1.3.1.2 DZ11-C, -D, and -F - Each line is a 20 mA current loop used for connection to local terminals. (No data set control is provided.) All lines are active and, therefore, can only drive a passive device. However, a pair of H319 20 mA receivers for each line may be used to convert from active to passive operation in order to allow the DZ11 to drive an active device. Refer to Appendix A for connection details.

1.3.2 Inputs

The PDP-11 Unibus is the input for all DZ11s. The DZ11-A, -B, -C, and -D present one unit load to the Unibus and the DZ11-E and -F present two unit loads to the Unibus. Four ac loads per module are presented to the Unibus in the EIA version and five ac loads per module are presented in the 20 mA version.

1.3.3 Power Requirements, DZ11-A, -B, and -E[†]

Typical	Maximum	
(A)	(\mathbf{A})	
2.2	2.5	at +5.0 Vdc
0.13	0.15	at -15.0 Vdc
0.1	0.13	at +15.0 Vdc

1.3.4 Power Requirements, DZ11-C, -D, and -F†

Typical (A)	Maximum (A)	
2.1	2.3	at +5.0 Vdc
0.4	0.42	at -15.0 Vdc
0.12	0.15	at +15.0 Vdc

^{*}Circuit CA (CCITT 105 – Request to Send) is connected to circuit CD (DTR) through a jumper on the distribution panel. This allows control of the Request to Send line for full-duplex modem applications that use the RTS circuit.

[†]DZ11-E and DZ11-F are twice the above given values.

1.3.5 Environmental Requirements – All DZ11s

Class C Environment Operating

5° to 50° C* (41° to 122° F)

Temperature

Relative Humidity 10 to 95%, with a maximum wet bulb of 32° C (90° F) and a

minimum dewpoint of 2° C (36° F)

Cooling

DZ11-A, -B, -C, and -D
DZ11-E and -F

Air flow 1.416 l/second (3 cu. ft/min)
Air flow 2.832 l/second (6 cu. ft/min)

Heat Dissipation

DZ11-A and -B

DZ11-E

7.98 g·cal/second (57 Btu/hr)

DZ11-C and -D

3.85 g·cal/second (55 Btu/hr)

DZ11-F

7.7 g·cal/second (110 Btu/hr)

1.3.6 Distortion - DZ11-A, -B, and -E

The maximum "space to mark" and "mark to space" distortion allowed in a received character is 40 percent.

The maximum speed distortion allowed in a received character for 2000 baud is 3.8 percent. All other baud rates allow 4 percent. The maximum speed distortion from the transmitter for 2000 baud is 2.2 percent. All other baud rates have less than 2 percent.

1.3.7 Interrupts

RDONE Occurs each time a character appears at the silo output.

SA Silo Alarm. Occurs after 16 characters enter the silo. Rearmed by reading the

silo. This interrupt disables the RDONE interrupt.

TRDY Occurs when the scanner finds a line ready to transmit on.

NOTE There are no modem interrupts.

Normally, a level 5 priority plug is supplied. The interface level can be modified to level 4, 6, or 7 by using the proper priority plug.

1.3.8 Line Speed

The baud rate for a line (both transmitter and receiver) is program-selectable. Also, the receiver for each line can be individually turned on or off under program control. (See Table 1-2 for a list of available baud rates.)

^{*}Maximum operating temperature is reduced 1.8° C per 1000 meters (1.0° F per 1000 feet) for operation at altitudes above sea level.

1.3.9 Distance (DZ11-A, -B, and -E)

The recommended distance from computer to DZ11 is 15 m (50 ft) at up to 9600 baud with a BC05D cable or equivalent. Operation beyond 15 m (50 ft) does not conform to the RS232C or CCITT V.24 specifications. However, operation will often be possible at greater distance depending on the terminal equipment, type of cable, speed of operation, and electrical environment. Reliable communication over long cables depends on the absence of excessive electrical noise. For these reasons, DIGITAL cannot guarantee error-free communication beyond 15 m (50 ft). However, the EIA versions of the DZ11 may be connected to local DIGITAL terminals and most other terminals at distances beyond 15 m (50 ft) with satisfactory results if the terminal and computer are located in the same building, in a modern office environment. Shielded twisted pair wire (Belden 8777 or equivalent) is recommended and is used in the BC03M null modem cable.

With cables made with shielded twisted pair wire, such as the Belden 8777, the following rate/distance table may be used as a guide. This chart is for informational purposes only and is not to be construed as a warranty by Digital Equipment Corporation of error-free DZ11 operation at these speeds and distances under all circumstances.

90 m (300 ft) at 9600 baud 300 m (1000 ft) at 4800 baud 300 m (1000 ft) at 2400 baud 900 m (3000 ft) at 1200 baud 1500 m (5000 ft) at 300 baud

NOTE

The ground potential difference between the DZ11 and terminal must not exceed 2 V. This requirement will generally limit operation to within a single building served by one ac power service. In other cases, or in noisy electrical environments, 20 mA operation should be used.

1.3.10 Distance (DZ11-C, -D, and -F)

The length of cable that may be used reliably is a function of electrical noise, loop resistance, cable type, and speed of operation. The following chart is given as a guide; however, there is no guarantee of error-free operation under all circumstances.

Speed (Baud)	Belden 8777, 22 AWG, shielded, twisted pairs (shields floating) (DEC P/N 9107723)	22 AWG, 4 conductor inside station wire (DEC P/N 9105856-4)
9600	150 m (500 ft)	300 m (1000 ft)
4800	300 m (1000 ft)	540 m (1800 ft)
2400	600 m (2000 ft)	900 m (3000 ft)
1200 and below	1200 m (4000 ft)	1500 m (5000 ft)

1.4 FUNCTIONAL DESCRIPTION

The following paragraphs present a general description of DZ11 operation. Figure 1-8 is a general functional block diagram that divides the DZ11 into three basic components: Unibus interface, control logic, and line interface.




Figure 1-8 General Functional Block Diagram

1.4.1 PDP-11 Unibus Interface

The PDP-11 Unibus interface component of the DZ11 handles all transactions between the Unibus and the DZ11 control logic. The Unibus interface performs three functions: data handling, address recognition, and interrupt control. In its data handling function, the interface routes data to and from the various registers in the control logic and provides the voltage conditioning necessary to transmit and receive data to and from the PDP-11 Unibus. The address recognition and control logic activates the proper load and read signals when it recognizes its preselected address on the Unibus. These signals are used by the data handling function to route the incoming and outgoing data to the desired locations. The interrupt control function initiates and controls interrupt processing between the DZ11 and the PDP-11 processor.

1.4.2 Control Logic

The control logic provides the required timing and control signals to handle all transmitter and receiver operations. The control logic can be divided into two major sections: the scanner and the registers.

The scanner continuously examines each line in succession and, based on information from the line interface and the registers, generates signals that cause data to flow to or from the appropriate line. The scanner comprises a 5.068 MHz oscillator (clock), a 64-word FIFO receiver buffer, a 4-phase clocking network, and other control generating logic.

The DZ11 uses four device registers in a manner that yields six unique and accessible registers, each having a 16-bit word capacity. The six discrete registers temporarily store input and output data, monitor control signal conditioning, and establish DZ11 operating status. Depending on their functions, some of the registers are accessible in bytes or words; others are restricted to word-only operation. Registers can be read or loaded (written), depending on the operation. The ability to read or write a register allows the use of two of the device registers as four independent registers.

1.4.3 Line Interface

Two of the most important operations in the DZ11 are the conversions from serial-to-parallel and parallel-to-serial data formats. These conversions are required since the DZ11 is located between the PDP-11 Unibus (a parallel data path) and either local terminals or telephone lines (serial data paths). Conversions for each line in the DZ11 are performed by independent universal asynchronous receiver-transmitter (UART) integrated circuits. Another component of the line interface, the line receiver or driver, converts the TTL voltage levels in the DZ11 so that they correspond to those in the external device input lines (modem or terminal).

CHAPTER 2 INSTALLATION

2.1 SCOPE

This chapter contains the procedures for the unpacking, installation, and initial checkout of the DZ11 Asynchronous Multiplexer.

2.2 CONFIGURATION DIFFERENCES

The DZ11 can be supplied with or without a distribution panel. The DZ11-B and -D do not have distribution panels. The following list describes the variations.

DZ11-A	EIA level conversion with distribution panel (8 lines)
DZ11-B	EIA level conversion without distribution panel (8 lines)
DZ11-C	20 mA loop conversion with distribution panel (8 lines)
DZ11-D	20 mA loop conversion without distribution panel (8 lines)
DZ11-E	DZ11-A and DZ11-B (16 lines)
DZ11-F	DZ11-C and DZ11-D (16 lines)

2.3 UNPACKING AND INSPECTION

The DZ11 is packaged in accordance with commercial packaging practices. First, remove all packing material and check the equipment against the shipping list. (Table 2-1 contains a list of supplied items per configuration.) Report damage or shortages to the shipper immediately and notify the DIGITAL representative. Inspect all parts and carefully inspect the module for cracks, loose components, and separations in the etched paths.

2.4 INSTALLATION PROCEDURE

The following paragraphs should be followed to install the DZ11 option in a PDP-11 system.

2.4.1 H317 Distribution Panel and Static Filter Installation

Install the H317 distribution panel and static filters according to unit assembly drawing D-UA-DZ11-0-0.

2.4.1.1 EIA Option – For the DZ11-A or DZ11-E option, check to ensure that all of the machine-insertable jumpers on the distribution panel are in place. (See Drawing E-UA-5411928-0-0 for jumper locations.) These jumpers are in anticipation of future use of the DZ11 with modems other than the 103; however, two of the jumpers are now functional. The jumper labeled DTR (refer to D-CS-5911928-0-1) connects DTR to pin 4 or Request to Send. This allows the DZ11 to assert both DTR and RTS if using a modem which requires control of RTS. The jumper labeled BUSY is also connected to the DTR lead for use in modems that implement the Force Busy function. This jumper should normally be cut out unless the modem has the Force Busy feature and the system software is implemented to control it.

Table 2-1 Items Supplied Per Configuration

Quantity	Description	A	В	E	C	D	F
1	M7819 module	X	X	*			
i i	H7004C static filter (EIA)	X	X	*			
1	H3271 test connector†	X		X			}
1	BC06L-0J filter cable (EIA)	X	l x	*			
1	H317-E distribution panel assembly	l x		X			
1	H325 test connector	X		X			
1	BC05W-15 cable	X	X	*			
1	Print set (B-TC-DZ11-0-6) DZ11, A, B, and C order number MP00132	X	X	X			
1	Software kit	X		X	X		X
1	Panel and static filter mounting hardware set	X		X	X		X
1	Priority insert (5)	X	X	*	X	X	*
1	DZ11 User's Manual (EK-DZ110-OP-01)	X		X	X		X
1	M7814 module				X	X	*
1	H7004B static filter (20 mA)		İ	•	X	X	*
1	BC08S cable		l		X	X	*
1	BC06K-0J filter cable (20 mA)				X	X	*
1	H317-F distribution panel assembly		İ		X		X
1	Print set (B-TC-DZ11-0-11) DZ11, C, D, and F order number MP00253			 	X	X	X
1	H3190 test connector‡				X	X	*

^{*}Shipment contains two of the items listed.

‡New item: The shipping list will include the H3190 test connector when supplied.

2.4.1.2 20 mA Option – For the DZ11-C or DZ11-F option, refer to D-UA-5411974-0-0. Each line has a jumper on the distribution panel (W1 through W16) which should be in if the terminal operates at 300 baud or less. The jumper should be removed for higher baud rates.

2.4.2 M7819 Module Installation

To install the M7819 module, perform the following procedure.

- 1. Ensure that the priority insert (level 5) is properly seated in socket E52 on the M7819 module(s). (Refer to drawing D-UA-M7819-0-0.)
- 2. Refer to Paragraph 3.1.1 for descriptions of the address assignments. Set the switches at E81 so that the module will respond to its assigned address. When a switch is closed (on), a binary 1 is decoded. When a switch is open (off), a binary 0 is decoded. Note that the switch labeled 1 corresponds to bit 3, 2 corresponds to bit 4, etc. (See Figure 2-1.)

[†]New item: An H327 will be shipped with each M7819 unit until the H3271 becomes available. The shipping list will indicate which test connector is supplied.




Figure 2-1 M7819 Address Selection

3. Vector selection is accomplished by the 8-position switch at E11. Switch positions 1 and 8 are not used. Switch position 2 corresponds to vector bit 3, 3 corresponds to vector bit 4, etc. When a switch is closed (on), a binary 0 is decoded. When a switch is open (off), a binary 1 is decoded. Note that this is opposite of the address switch decoding. (See Figure 2-2.)




Figure 2-2 M7819 Vector Selection

- 4. If the DZ11 is supplied with the H3271 test connector, perform step 4. If the H327 test connector is supplied, go to step 5.
 - a. Insert the module(s) into an SPC slot and connect the flat shielded cable (BC05W-15), ribbed side up, to J1 on the module(s). Connect the other end of the cable, ribbed side up, to the H3271.*

CAUTION

Insert and remove modules slowly and carefully to avoid snagging module components on the card guides and changing switch settings inadvertently.

- b. Run the DZ11 diagnostic in staggered mode to verify module operation. Refer to MAINDEC-11-DZDZA, the diagnostic listing. Run at least two passes without error.
- c. Remove the BC05W-15 cable(s) from the H3271 and install the cable(s) (with smooth side up) to the static filter socket(s) on the back of the H317-E distribution panel. Refer to D-UA-DZ11-0-0 and Figure 2-3.
- d. Proceed to step 8.
- 5. Install the H327 test connector in J1 (the cable connector at the top of the M7819) and align arrows for proper connection.
- 6. Insert the M7819 in its SPC slot and run the DZ11 diagnostic in the staggered mode to verify module operation. Refer to MAINDEC-11-DZDZA, the diagnostic listing for the correct procedure. Run at least two passes without error.

CAUTION

Insert and remove modules slowly and carefully to avoid snagging module components on the card guides and changing switch settings inadvertently.

- 7. Replace the H327 test connector with the BC05W-15 cable and observe the same caution as in step 6. Install the other end of the cable at the static filter socket on the back of the distribution panel. Refer to Figure 2-3 and D-UA-DZ11-0-0.
- 8. Connect the H325 (or H315) test connector on the first line and run the diagnostics in external mode. The test connector may be installed on the H317-E distribution panel or on the end of a BC05D cable.

Repeat this step for each line.

9. Run DEC/X11 system exerciser to verify the absence of Unibus interference with other system devices.

^{*}The H3271 has connections for two H7819 cables.




Figure 2-3 BC05W-15 and BC08S-15 Interconnection

10. The DZ11 is now ready for connection to external equipment. If the connection is to a local terminal, a null modem cable must be used. Use the BC03M or BC03P null modem cables for connection between the distribution panel and the terminal. The H312-A null modem unit may also be used with two BC05D EIA cables (one on each side of the null modem unit). If connection is to a Bell 103 or equivalent modem, a BC05D cable is required between the distribution panel and the modem. All of the cables mentioned must be ordered separately as they are *not* components of a standard DZ11 shipment. When possible, run the diagnostic in echo test mode to verify the cable connections and the terminal equipment.

2.4.3 M7814 Module Installation

To install the M7814 module, perform the following procedure.

- 1. Ensure that the priority insert (level 5) is properly seated in socket E41. Refer to D-UA-M7814-0-0.
- 2. Refer to Paragraph 3.1.1 for a description of address assignments. Set the switches at E72 so that the module will respond to its assigned address. When a switch is closed (on), a binary 1 is decoded. When a switch is open (off), a binary 0 is decoded. Note that the switch labeled 1 corresponds to bit 3, 2 to bit 4, etc. (See Figure 2-4.)




Figure 2-4 M7814 Address Selection

3. Vector selection is accomplished by an 8-position switch at E81 on the module(s). When a switch is closed (on), a binary 0 is decoded. When a switch is open (off), a binary 1 is decoded. Note that this is the opposite of the address switch decoding. Also, note that switch positions 7 and 8 are not used and switch 6 corresponds to bit 3, 5 to bit 4, etc. (Refer to Figure 2-5.)

CAUTION

Insert and remove modules slowly and carefully to avoid snagging module components on the card guides and changing switch settings inadvertently.




Figure 2-5 M7814 Vector Selection


- 4. Insert module(s) into their assigned SPC slot(s). Connect the BC08S cable, with ribbed side up, to J1 on the module(s).
- 5. Skip this step if you have an H3190 test connector; otherwise perform the following.
 - a. Connect the other end of the BC08S cable to the static filter on the back of the distribution panel (H317-F) with smooth side up. Refer to Figure 2-3 and D-UA-DZ11-0-0.
 - b. Run the DZ11 diagnostic in internal (maintenance) mode for two error-free passes. Refer to MAINDEC-11-DZDZA, the diagnostic listing, for the proper procedure.
 - c. Proceed to step 9.
- 6. Connect the other end of the BC08S cable, with smooth side up, to the H3190 test connector.
- 7. Run the DZ11 diagnostic in staggered mode for two error-free passes. Refer to MAINDEC-11-DZDZA, the diagnostic listing, for the correct procedure.
- 8. Remove the BC08S cable from the H3190 test connector and plug it into the static filter socket on the back of the distribution panel (H317-F) with smooth side up. Refer to Figure 2-3 and D-UA-DZ11-0-0.
- 9. Run the DEC/X11 system exerciser to verify the absence of Unibus interference with other system devices.

10. The DZ11 is now ready for connection to passive external equipment. This is accomplished with a customer-supplied cable. Most DIGITAL terminals use a BC04R cable as shown in Figure 2-6. Table 2-2 shows terminal connections for connecting VT05, LA30, or LA36 to DZ11. Run an echo test to verify terminal connections.

NOTE

For customer terminals that can only transmit or receive in a single direction, the echo test cannot be run.

If the DZ11 is to be connected to an active device, a pair of H319s are required. Refer to Appendix A for details on this connection.



11-2700

Figure 2-6 BC04R Cable

Table 2-2 DZ11 to Terminal Wiring (Using BC04R Cable)

VT05 Wiring			
Mate-N-Lok	VT05 Signal	Color	DZ11 Terminal No
5	Terminal +RCV	Black	4 (XMIT+)
2	Terminal -RCV	White	3 (XMIT-)
3	Terminal -XMIT	Green	2 (REC-)
7	Terminal +XMIT	Red	1 (REC+)

Table 2-2 DZ11 to Terminal Wiring (Using BC04R Cable) (Cont)

LA30, LA36 Wiring

Mate-N-Lok	LA30, LA36 Signal	Color	DZ11 Terminal No.
5	Terminal +XMIT	Black	1 (REC+)
2	Terminal -XMIT	White	2(REC-)
3	Terminal -REC	Green	3 (XMIT-)
7	Terminal +REC	Red	4 (XMIT+)

NOTE

Terminal RCV is connected to DZ11 XMIT. Terminal XMIT is connected to DZ11 RCV. Polarity should always be + to + and - to - for both XMIT and RCV.

In addition, post 1 is located at the top of the terminal block on the distribution panel and goes in sequence to post 4 at the bottom of the terminal block.

CHAPTER 3 PROGRAMMING

3.1 INTRODUCTION

This chapter provides basic information for programming the DZ11. A description of each DZ11 register, its format, programming constraints, and bit functions are presented to aid programming and maintenance efforts. Special programming features are also presented in this chapter.

3.1.1. Device and Vector Address Assignments

The DZ11's device and vector addresses are selected from the floating vector and device address space.

NOTE

The device floating address space is 160010_8 to 163776_8 . The vector floating address space is 300_8 to 776_8 .

Its floating address space follows the DJ11, DH11, DQ11, DU11, DUP11, LK11, and DMC11.

Its floating vector space follows the DC11; KL11/DL11-A, -B; DP11, DM11-A; DN11; DM11-BB and other modem control vectors; DR11-A; DR11-C; PA611 reader, PA611 punch; DT11; DX11; DL11-C, -D, -E; DJ11; DH11; GT40; LPS11; DQ11; KW11-W; DU11; DUP11; DV11; LK11-A; DWUN; and DMC11. If a DZ11 is installed in a system with any of the above listed options, then its assigned vector and device address should follow the vector and device address of the other options.

Two examples follow. First, the simplest case where there is only one DZ11.

Option	Address	Vector	Comment
GAP	160010		No DJ11s
GAP	160020		No DH11s
GAP	160030		No DQ11s
GAP	160040		No DÙ11s
GAP	160050		No DUP11s
GAP	160060		No LK11s
GAP	160070		No DMC11s
DZ11	160100	300	
GAP	160110		No more DZ11s

Next, a system with one DJ11, one DH11, one GT40, one KW11-W, and two DZ11s.

Option	Address	Vector	Comment
DJ11	160010	300	
GAP	160020		No more DJ11s
GAP	160030		DH11 must start on an address bound-
DIIII	1,00040	210	ary that is a multiple of 20.
DH11	160040	310	
	160050		
GAP	160060		No more DH11s
GT40		320	GT40 address is not in the floating ad-
			dress space.
KW11-W		330	KW11-W address is not in the floating
			address space.
GAP	160070		No DQ11s
GAP	160100		No DÛ11s
GAP	160110		No DUP11s
GAP	160120		No LK11s
GAP	160130		No DMC11s
DZ11	160140	340	
DZ11	160150	350	
GAP	160160		No more DZ11s

3.2 REGISTER BIT ASSIGNMENTS

A comprehensive pictorial of all register bit assignments is shown in Figure 3-1. The four device registers (DR0, DR2, DR4, and DR6) are subdivided to form six unique registers. This subdivision is accomplished in DR2 and DR6 by assigning read-only (RO) or write-only (WO) status to each register. Since the reading and writing of DR2 and DR6 accesses two registers, PDP-11 processor instructions that perform a read-modify-write (DATIP) bus cycle cannot be used with DR2 or DR6. Also, DR2 permits only word instructions, but either byte or word instructions may be used with DR6. DR0 and DR4 have no programming constraints. In all register operations, the following applies: read-only bits are not affected by an attempt to write, and write-only and "not-used" bits appear as a binary 0 if a read operation is performed. Specific programming constraints for each register are discussed in the following paragraphs. A description of each bit function is presented in Tables 3-1 through 3-3.

3.2.1 Control and Status Register (CSR)

The control and status register (CSR) contains the states of flags and enable bits for scanning, processor interrupts, clearing, and maintenance. The 16-bit CSR has no programming constraints. The format is depicted in Figure 3-1, and bit functions are described in Table 3-1. Write-only and "not-used" bits are read as zeros by the Unibus, and read-only bits are not affected by write attempts.

	-		MSB 15	14	13	12	11	10	09	BYT HIGH 08		06	05	04	03	02	01	LSB 00
DR0 <		CONTROL & STATUS (CSR)	RO	RW	RO SA	RW .	10n 0357	RO TLINE C	RO TLINE B	RO TLINE A	RO	RW RIE	RW MSE	RW	RW	CONTO	LOW OF CONTRACT	TON OUS
DR2≺		RECEIVER BUFFER (RBUF)	RO DATA VALID	RO OVRN	RO FRAM ERR	RO PAR ERR	10W 2387	RO RX LINE C	RO RX LINE B	RO RX LINE A	RO RBUF D7	RO RBUF D6	RO RBUF D5	RO RBUF D4	RO RBUF D3	RO RBUF D2	RO RBUF D1	RO RBUF D0
DNZ		LINE PARAMETER (LPR)	100 Q343	1000		WO RX ON	WO FREQ D	WO FREQ C	WO FREΩ B	WO FREQ A	WO ODD PAR	WO PAR ENAB	WO STOP CODE	WO CHAR LGTH B	WO CHAR LGTH A	WO LINE C	WO LINE B	WO LINE A
DR4 ≺		TRANSMIT * CONTROL (TCR)	RW DTR 7	RW DTR 6	RW DTR 5	RW DTR 4	RW DTR 3	RW DTR 2	RW DTR 1	RW DTR 0	RW _ LINE ENAB 7	RW LINE ENAB 6	LINE ENAB 5	RW LINE ENAB 4	LINE ENAB 3	_RW LINE ENAB 2	RW LINE ENAB	RW LINE ENAB 0
DR6 ≺		MODEM * STATUS (MSR)	RO CO 7	RO CO 6	RO CO 5	RO CO 4	RO CO 3	RO CO 2	RO CO 1	RO CO 0	RO RI 7	RO g	RO RI 5	RO RI 4	RO RI 3	RO RI 2	RO RI 1	RO RI 0
		TRANSMIT DATA (TDR)		WO BRK 6	WO BRK 5	WO BRK 4	WO BRK 3	WO BRK 2	WO BRK 1	WO BRK 0	WO TBUF 7	WO TBUF 6	WO TBUF 5	WO TBUF 4	TBUF	WO TBUF 2	WO TBUF 1	WO TBUF 0

*The high byte of the TCR (Data Terminal Ready) and the MSR are not used with the 20 mA options.

11-5313

Figure 3-1 Register Bit Assignments

Table 3-1 CSR Bit Functions

Bit	Title	Function
00-02	Not used	
03	Maintenance (MAINT)	A read/write bit that, when set, causes the serial output data from the transmitter to be fed back as serial input data to the receiver. All lines are turned around. Cleared by BUS INIT and CLR.
04	Clear (CLR)	A read/write bit that fires a one-shot to generate a 15 μ s reset which clears the receiver silo, all UARTs, and the CSR. After a CLR is issued, the CSR and line parameters must be set again. CLR in progress is indicated by CLR = 1. Modem control registers are not affected, nor are bits 00 through 14 of RBUF.
05	Master Scan Enable	A read/write bit that activates the scanner to enable the receiver transmitter and silo. Cleared by CLR and BUS INIT.
06	Receiver Interrupt Enable	A read/write bit that enables the receiver interrupt. Cleared by CLR and BUS INIT.
07	Receiver Done (RDONE)	A read-only bit (hardware set) that generates RCV INT if bit 06 = 1 and bit 12 = 0. The bit clears when the RBUF is read and resets when another word reaches the output of the silo (RBUF). If bit 06 = 0, RDONE can be used as a flag to indicate that the silo contains a character. If bit 12 = 1, RDONE does not cause interrupts but otherwise acts the same.
08-10	Transmit Line A-C (TLINE)	When bit $15 = 1$, these three read-only bits indicate the line that is ready to transmit a character. Bit 15 clears when the character is loaded into the transmit buffer, but sets again if another line is ready. A new line number could appear within a minimum of $1.9 \mu s$. Bits $08-10$ return to line 0 after a CLR or BUS INIT. These bits are meaningful only when bit 15 (TRDY) is true.
11	Not used	
12	Silo Alarm Enable (SAE)	A read/write bit that enables the silo alarm and prevents RDONE from causing interrupts. If bit 06 = 1, the SAE allows the SA (bit 13) to cause an interrupt after 16 entries in the silo. If bit 06 = 0, the SA can be used as a flag. The bit is cleared by CLR and BUS INIT.

Table 3-1 CSR Bit Functions (Cont)

Bit	Title	Function
13	Silo Alarm (SA)	A read-only bit set by the hardware after 16 characters enter the silo. It causes an interrupt if bit 06 = 1 and is cleared by CLR, BUS INIT, and reading the RBUF. When the silo flag occurs (SA = 1), the silo must be emptied because the flag will not be set again until 16 additional characters enter the silo.
14	Transmitter Interrupt Enable (TIE)	A read/write bit that allows an interrupt if bit 15 (TRDY) = 1.
15	Transmitter Ready (TRDY)	A read-only bit that is set by hardware when a line number is found that has its transmit buffer empty and its LINE ENAB bit set. It is cleared by CLR, BUS INIT, and by loading the TBUF register.

3.2.2 Receiver Buffer (RBUF)

The receiver buffer (RBUF) register contains the received character bits, with line identification, error status, and data validity flag. As one of two registers in DR2 (RBUF and LPR), RBUF is accessed when a read operation is performed (write operation accesses the LPR). The programming constraints for the RBUF register are as follows.

- 1. Byte instructions cannot be used.
- 2. It is a read-only register.
- 3. TST or BIT instructions cannot be used because they cause the loss of a character.
- 4. The register requires master scan enable (CSR, bit 05) to be set in order to be functional. When this bit is off, bits 00 to 14 of the RBUF become invalid regardless of the state of bit 15 (data valid) and the silo is held empty. The register format of RBUF is depicted in Figure 3-1 and bit functions are described in Table 3-2. Each reading of the RBUF register advances the silo and presents the next character to the program. Bits 00 through 14 do not go to zero after a CLR or BUS INIT; however, they become invalid and the silo is emptied. Bit 15 (data valid) does clear to zero. (See Table 3-2.)

Table 3-2 RBUF Bit Functions

Bit	Title	Function
00–07	Received Character	These bits contain the received character. If the selected code level is less than eight bits wide, the high-order bits are forced to zero.
08-10	Line Number	These bits present the line number on which the character was received.
11	Not used	
12	Parity Error	This bit indicates whether the received bit had a parity error. The parity bit is generated by hardware and does not appear in the RBUF word.
13	Framing Error	This bit indicates improper framing (stop bit not a mark) of the received character and can be used for break detection.
14	Overrun	This bit indicates receiver buffer overflow. The result is a received character which is replaced by another received character before storage in the silo. A character is lost but the received character put in the silo is valid.
15	Data Valid	This bit indicates that the character read from the silo (RBUF) is valid. The RBUF is read until the data valid bit = 0, indicating an invalid character and empty silo. Cleared by CLR and BUS INIT.

3.2.3 Line Parameter Register (LPR)

The line parameter register (LPR) is a 16-bit register that sets the parameters (character and stop code lengths, parity, speed, and receiver clock) for each line (Table 3-3). Bits 00-02 select the line for parameter loading. Line parameters for each line must be reloaded after a CLR (bit 04 of CSR) or BUS INIT operation. The programming constraints for the LPR are as follows.

- 1. It is a write-only register.
- 2. BIS or BIC instructions are not allowed.
- 3. Byte operations cannot be used.

Table 3-3 LPR Bit Functions

Bit	Title	Function					
00-02	Line Number	These bits select the line for parameter loading					
03-04	Character Length	These bits set the character length for the selected line. The parity bit is not part of the character length.					
		04 03					
		0 0 5 bits 0 1 6 bits 1 0 7 bits 1 1 8 bits					
05	Stop Code	This bit sets the stop code length (0 = 1-unit stop, 1 = 2-unit stop or 1.5-unit stop if a 5-level code is employed).					
06	Parity	This bit selects the parity option (0 = no parity check, 1 = parity enabled on TRAN and RCV).					
07	Odd Parity	This bit selects the kind of parity (0 = even parity select, 1 = odd parity select). Bit 06 must be set for this bit to have effect.					
08–11	Speed Select	These bits select the TRAN and RCV speed for the line selected by bits 00-02. Refer to Table 3-4 for a list of available baud rates.					
12	Receiver On	This bit must be set when loading parameters to activate the receiver clock. (Transmitter clock is always on.) A CLR or BUS INIT turns the receiver clock off.					

3.2.4 Transmit Control Register (TCR)

The transmit control register contains 16 bits for the EIA options (M7819 module) and 8 bits for the 20 mA option (7814 module). The difference is that the data terminal ready (DTR) lines that make up the high byte (bits 08 through 15) of the TCR are not used by the 20 mA options because they do not have modem control capabilities.

The high byte (M7819 only) contains a read/write DTR bit for each line. This byte is cleared by BUS INIT only, not by CLR. When the high byte is not used (M7814 only), it reads back to the Unibus as all zeros. Attempts to write into it will have no effect. The low byte contains a read/write line enable bit for each line. A set bit allows transmission on the corresponding line. Paragraph 3.3.7 explains how to properly use this bit. This byte is cleared by CLR and BUS INIT.

3.2.5 Modem Status Register (MSR)

This is a 16-bit register used only with the EIA options (M7819 module). The 20 mA options (M7814 module) do not have modem control capabilities. When not used, this register reads all zeros to the Unibus.

The MSR consists of two bytes: the low byte (bits 00-07) and the high byte (bits 08-15). The low byte monitors the state of each line's ring indicator (RI) lead; the high byte monitors the state of each line's carrier (CO) lead. The MSR is the read-only portion of DR6 and has the following programming characteristics.

- 1. It is a read-only register.
- 2. CLR and BUS INIT have no effect.
- 3. Bit format is shown in Figure 3-1.

3.2.6 Transmit Data Register (TDR)

The TDR consists of two 8-bit bytes. The low byte is the transmit buffer (TBUF) and holds the character that is to be transmitted. The high byte is the break register with each line controlled by an individual bit. When a break bit is set, the line associated with that bit starts sending zeros immediately and continuously. The TDR is the write-only portion of DR6 and has the following programming characteristics.

- 1. It is a write-only register.
- 2. BIS or BIC instructions cannot be used.
- 3. For character lengths less than 8 bits, the character loaded into the TBUF must be right justified because the hardware forces the most significant bits to zero.
- 4. The break register has no effect when running in the maintenance mode (i.e., CSR bit 03 = 1).
- 5. It is cleared by CLR and BUS INIT.
- 6. Bit format is shown in Figure 3-1.

3.3 PROGRAMMING FEATURES

The DZ11 has several programming features that allow control of baud rate, character length, stop bits, parity, and interrupts. This section discusses the application of these controls to achieve the desired operating parameters.

3.3.1 Baud Rate

The selection of the desired transmission and reception speed is controlled by the conditions of bits 08 through 11 of the LPR. Table 3-4 depicts the required bit configuration for each operating speed. The baud rate for each line is the same for both the transmitter and receiver. The receiver clock is turned on and off by setting and clearing bit 12 in the LPR for the selected line.

Table 3-4 Baud Rate Selection Chart

Bits	8			
11	10	09	08	Baud Rate
0	0	0	0	50
0	0	0	0	75 110
0	0	1	1	134.5
0	1	0	0	150
0	1	0	1	300
0	1	1	0	600
0	1	1	1	1200
1	0	0	0	1800
1	0	0	1	2000
1	0	1	0	2400
1	0	1	1	3600
1	1	0	0	4800
1	1	0	1	7200
1	1	1	0	9600
1	1	1	1	Not used

3.3.2 Character Length

The selection of one of the four available character lengths is controlled by bits 03 and 04 of the LPR. The bit conditions for bits 04 and 03, respectively, are as follows: 00 (5-level), 01 (6-level), 10 (7-level), and 11 (8-level). For character lengths of 5, 6, and 7, the high-order bits are forced to zero.

3.3.3 Stop Bits

The length of the stop bits in a serial character string is determined by bit 05 of the LPR. If bit 05 is a zero, the stop length is one unit; bit 05 set to a one selects a 2-unit stop unless the 5-level character length (bits 03 and 04 at zero) is selected, in which case the stop bit length is 1.5 units.

3.3.4 Parity

The parity option is selected by bit 06 of the LPR. Parity is enabled on transmission and reception by setting bit 06 to a one. Bit 07 of the LPR allows selection of even or odd parity, and bit 06 must be set for bit 07 to be significant. The parity bit is generated and checked by hardware, and does not appear in the RBUF or TBUF. The parity error (bit 12, RBUF) flag is set when the received character has a parity error.

3.3.5 Interrupts

The receiver interrupt enable (RIE) and silo alarm enable (SAE) bits in the CSR control the circumstances upon which the DZ11 receiver interrupts the PDP-11 processor.

If RIE and SAE are both clear, the DZ11 never interrupts the PDP-11 processor. In this case, the program must periodically check for the availability of data in the silo and empty the silo when data is present. If the program operates off a clock, it should check for characters in the silo at least as often as the time it takes for the silo to fill, allowing a safety factor to cover processor response delays and time to empty the silo. The RDONE bit in the CSR will set when a character is available in the silo. The program can periodically check this bit with a TSTB or BIT instruction. When RDONE is set, the program should empty the silo.

If RIE is set and SAE is clear, the DZ11 will interrupt the PDP-11 processor to the DZ11 receiver vector address when RDONE is set, indicating the presence of a character at the bottom of the silo. The interrupt service routine can obtain the character by performing a MOV instruction from the RBUF. If the program then dismisses the interrupt, the DZ11 will interrupt when another character is available (which may be immediately if additional characters were placed in the silo while the interrupt was being serviced). Alternatively, the interrupt service routine may respond to the interrupt by emptying the silo before dismissing the interrupt.

If RIE and SAE are both set, the DZ11 will interrupt the PDP-11 processor to the DZ11 receiver vector when the silo alarm (SA) bit in the CSR is set. The SA bit will be set when 16 characters have been placed in the silo since the last time the program has accessed the RBUF. Accessing the RBUF will clear the SA bit and the associated counter. The program should follow the procedure described in Paragraph 3.3.6 to empty the silo completely in response to a silo alarm interrupt. This will ensure that any characters placed in the silo while it is being emptied are processed by the program.

NOTE

If the program processes only 16 entries in response to each silo alarm interrupt, characters coming in while interrupts are being processed will build up without being counted by the silo alarm circuit and the silo may eventually overflow without the alarm being issued.

If the silo alarm interrupt is used, the program will not be interrupted if fewer than 16 characters are received. In order to respond to short messages during periods of moderate activity, the PDP-11 program should periodically empty the silo. The scanning period will depend on the required responsiveness to received characters. While the program is emptying the silo, it should ensure that DZ11 receiver interrupts are inhibited. This should be done by raising the PDP-11 processor priority. The silo alarm interrupt feature can significantly reduce the PDP-11 processor overhead required by the DZ11 receiver by eliminating the need to enter and exit an interrupt service routine each time a character is received.

The transmitter interrupt enable bit (TIE) controls transmitter interrupts to the PDP-11 processor. If enabled, the DZ11 will interrupt the PDP-11 processor to the DZ11 transmitter interrupt vector when the transmitter ready (TRDY) bit in the CSR is set, indicating that the DZ11 is ready to accept a character to be transmitted.

3.3.6 Emptying the Silo

The program can empty the silo by repeatedly performing MOV instructions from the RBUF to temporary storage. Each MOV instruction will copy the bottom character in the silo so it will not be lost and will clear out the bottom of the silo, allowing the next character to move down for access by a subsequent MOV instruction. The program can determine when it has emptied the silo by testing the data valid bit in each word moved out of the RBUF. A zero value indicates that the silo has been emptied. The test can be performed conveniently by branching on the condition code following each MOV instruction. A TST or BIT instruction must not access the RBUF because these instructions will cause the next entry in the silo to move down without saving the current bottom character. Furthermore, following a MOV from the RBUF, the next character in the silo will not be available for at least 1 μ s. Therefore, on fast CPUs, the program must use sufficient instructions or NOPs to ensure that successive MOVs from the RBUF are separated by a minimum of 1 μ s. This will prevent a false indication of an empty silo.

3.3.7 Transmitting a Character

The program controls the DZ11 transmitter through five registers on the Unibus: the control and status register (CSR), the line parameter register (LPR), the line enable register, the transmitter buffer (TBUF), and the break register (BRK).

Following DZ11 initialization, the program must use the LPR to specify the speed and character format for each line to be used and must set the master scan enable (MSE) bit in the CSR. The program should set the transmitter interrupt enable (TIE) bit in the CSR if it wants the DZ11 transmitter to operate on a program interrupt basis.

The line enable register is used to enable and disable transmission on each line. One bit in this 8-bit register is associated with each line. The program can set and clear bits by using MOV, MOVB, BIS, BISB, BIC, and BICB instructions. (If word instructions are used, the line enable register and the DTR registers on M7819 modules are simultaneously accessed.)

The DZ11 transmitter is controlled by a scanner which is constantly looking for an enabled line (line enable bit set) which has an empty UART transmitter buffer. When the scanner finds such a line, it loads the number of the line into the 3-bit transmit line number (TLINE) field of the CSR and sets the TRDY bit, interrupting the PDP-11 processor if the TIE bit is set. The program can clear the TRDY bit by moving a character for the indicated line into the TBUF or by clearing the line enable bit. Clearing the TRDY bit frees the scanner to resume its search for lines needing service.

To initiate transmission on an idle line, the program should set the TCR bit for that line and wait for the scanner to request service on the line, as indicated by the scanner loading the number of the line into TLINE and setting TRDY. The program should then load the character to be transmitted into the TBUF by using a MOVB instruction. If interrupts are to be used, a convenient way of starting up a line is to set the TCR bit in the main program and let the normal transmitter interrupt routine load the character into the TBUF.

NOTE

The scanner may find a different line needing service before it finds the line being started up. This will occur if other lines request service before the scanner can find the line being started. The program must always check the TLINE field of the CSR when responding to TRDY to ensure it loads characters for the correct line. Assuming the program services lines as requested by the scanner, the scanner will eventually find the line being started. If several lines require service, the scanner will request service in priority order as determined by line number. Line 7 has the highest priority and line 0 the lowest.

To continue transmission on a line, the program should load the next character to be transmitted into the TBUF each time the scanner requests service for the line as indicated by TLINE and TRDY.

To terminate transmission on a line, the program loads the last character normally and waits for the scanner to request an additional character for the line. The program clears the line enable bit at this time instead of loading the TBUF.

The normal rest condition of the transmitted data lead for any line is the 1 state. The break register (BRK) is used to apply a continuous zero signal to the line. One bit in this 8-bit register is associated with each line. The line will remain in this condition as long as the bit remains set. The program should use a MOVB instruction to access the BRK register. If the program continues to load characters for a line after setting the break bit, transmitter operation will appear normal to the program despite the fact that no characters can be transmitted while the line is in the continuous zero sending state. The program may use this facility for sending precisely timed zero signals by setting the break bit and using transmit ready interrupts as a timer.

It should be remembered that each line in the DZ11 is double buffered. The program must not set the BRK bit too soon or the two data characters preceding the break may not be transmitted. The program must also ensure that the line returns to the 1 state at the end of the zero sending period before transmitting any additional data characters. The following procedure will accomplish this. When the scanner requests service the first time after the program has loaded the last data character, the program should load an all-zero character. When the scanner requests service the second time, the program should set the BRK bit for the line. At the end of the zero sending period, the program should load an all-zero character to be transmitted. When the scanner requests service, indicating this character has begun transmission, the program should clear the BRK bit and load the next data character.

3.3.8 Data Set Control

DZ11 models with EIA interfaces include data set control as a standard feature. The program may sense the state of the carrier and ring indicator signals from each data set and may control the state of the data terminal ready signal to each data set. The program uses three 8-bit registers to access the DZ11 data set control logic. One bit in each register is associated with each of the eight lines. There are no hardware interlocks between the data set control logic and the receiver and transmitter logic. Any required coordination should be done under program control.

The data terminal ready (DTR) register is a read/write register. Setting or clearing a bit in this register will turn the appropriate DTR signal on or off. The program may access this register with word or byte instructions. (If word instructions are used, the DTR and line enable registers will be simultaneously accessed.) The DTR register is cleared by the INIT signal on the Unibus but is not cleared if the program clears the DZ11 by setting the CLR bit of the CSR.

The carrier register (CAR) and ring register (RING) are read-only registers. The program can determine the current state of the carrier signal for a line by examining the appropriate bit of the CAR register. It can determine the current state of the ring signal by examining the appropriate bit of the ring register. The program can examine these registers separately by using MOVB or BITB instructions or can examine them as a single 16-bit register by using MOV or BIT instructions. The DZ11 data set control logic does not interrupt the PDP-11 processor when a carrier or ring signal changes state. The program should periodically sample these registers to determine the current status. Sampling at a high rate is not necessary.

3.4 PROGRAMMING EXAMPLES

The following six examples are sample programs for the DZ11 option. These examples are presented only to indicate how the DZ11 can be used.

Example 1 - Initializing the DZ11
The DZ11 is initialized by a power-up sequence, a reset instruction, or a device clear instruction.

Device Clearing the DZ11

001000 001002 001004	012737 000020 160100	START:	MOV #20, DZCSR	;Set bit 4 in the ;DZ11 control and ;status register.
001006 001010 001012	032737 000020 160100	1\$:	BIT #20, DZCSR	;Test bit 4.
001012	001374		BNE 1\$;If bit 4 is still ;set, the branch ;condition is true ;and the device clear ;function is still in
001016	000000		HALT	;progress. ;The device clear ;function is complete ;and the DZ11 has been ;cleared.

DZCSR = Control and Status Register Address = 160100.

Example 2 - Transmit Binary Count Pattern on One Line

001000 001002 001004	012737 000020 160100	START:	MOV #20, DZCSR.	;Set bit 4 in the DZ11 ;control and status ;register.
001004	032737	1\$:	BIT #20, DZCSR	;Test bit 4.
-		ι φ.	BIT #20, DZCSK	, 1 est on 4.
001010	000020			
001012	160100			
001014	001374		BNE 1\$;If bit 4 is still set, ;the branch condition ;is true and the device ;clear function is still ;in progress.
001016	012737		MOV #n, DZLPR	;Load the parameters
001020	001070		"	for line 0: 8-bit
001022	160102			;character; 2 stop bits;
				;110 baud
001024	012737		MOV #1, DZTCR	;Enable line 0 ;transmitter.

001026	000001			
001030	160104			
001032	012737		MOV #m, DZCSR	;Set scanner enable bit
001034	000040		" ,	5 in the control and
001036	160100			status register.
001040	005000		CLR R0	Set binary count
				;pattern to zero.
001042	005737	2\$:	TST DZCSR	Test the transmitter
001044	160100			ready flag (bit 15).
001046	100375		BPL 2\$;If branch condition
				;is false, continue;
				otherwise test again.
001050	110037		MOVB R0, DZTDR	;Load character to be
001052	160106		,	transmitted.
001054	105200		INCB R0	;Increment binary count.
001056	100371		BPL 2\$	If branch condition is
				false, the binary count
				;pattern is complete.
001060	000000		HALT	•

R0 = Register 0 = Binary Count Pattern

DZCSR = DZ11 Control and Status Register Address = 160100 DZLPR = DZ11 Line Parameter Register Address = 160102 DZTCR = DZ11 Transmit Control Register Address = 160104 DZTDR = DZ11 Transmit Data Register Address = 160106

Example 3 - Transmit a Binary Count in Maintenance Loopback Mode, with the Receiver "On" in the **Interrupt Mode**

Output Received Data to Console

001200	005000	CLR R0	;Set binary count ;to zero.
001202 001204	012701 001400	MOV 1400, R1	;Set R1 to first ;address of data
001206 001210	012706 001100	MOV #SP, R6	;buffer. ;Initialize stack ;pointer.
001212 001214	012737 001304	MOV #INT, RVEC	;Set DZ11 vector ;address to start of
001216	000300		;receiver interrupt ;routine.
001220 001222	005037 000302	CLR (RVEC+2)	;Set up processor ;status word for DZ11
001224 001226	012737 000020	MOV #20, DZCSR	;receiver interrupt. ;Set bit 4 in the ;DZ11 control and ;status register.

001230 001232 001234 001236	160100 032737 000020 160100	1\$:	BIT #20 DZCSR	;Test bit 4.
001240	001374		BNE 1\$;If bit 4 is still ;set, the branch ;condition is true ;and the device clear ;function is still in ;progress.
001242 001244 001246	012737 011070 160102		MOV #PAR, DZLPR	;Load the parameters ;for line 0: 8-bit ;character; 2 stop bits; ;110 baud; no ;parity; receiver on.
001250 001252 001254	012737		MOV #1, DZTCR	;Enable line 0 ;transmitter.
001254 001256 001260 001262	160104 012737 000150 160100		MOV #150, DZCSR	;Turn scanner on, ;enable receiver ;interrupts, and loop ;lines back on themselves.
001264 001266	005737 160100	2\$:	TST DZCSR	;Test the transmitter ;ready flag.
001270	100375		BPL 2\$;If branch condition is ;false, continue; ;otherwise test again.
001272	110037		MOVB R0, DZTBUF	;Load character to be
001274	160106			;transmitted.
001276	105200		INCB R0	;Increment binary count.
001300	001371		BNE 2\$;If branch condition is ;false, the binary count ;pattern is complete.
001302	000777		BR.	;Wait for last character ;transmitted to be ;received.

Receiver Interrupt Service Routine

001304 001306	013711 160102		MOV DZRBUF, (R1)	;Store received ;character in memory
001300	100102			;table.
001310	022721		CMP #100377,	;Check for last
001312	100377		(R1)+	;character.
001314	001401		BEQ .+2	Branch condition is
			•	true when last;
				transmitted character;
				;is received.
001316	000002		RTI	Exit routine,
001320	012701		MOV #1400, R1	;Initialize pointer
001322	001400			;to start of received
				;data buffer in memory.
001324	105737	3\$:	TSTB TPS	;Test to see if console
001326	177564			;is ready.
001330	100375		BPL 3\$;Wait, and test again.
001222			MONTH (DA) COD	;If condition is met,
001332	111137		MOVB (R1), TPB	transfer character;
001334	177566		C) (D) #4000	;to console.
001336	022721		CMP #100377,	;Check for last
001340	100377		(R1)+	;character.
001342	001370		BNE 3\$;Not finished if ;condition is true.
001344	000000		HALT	;finished.

RVEC = DZ11 Receiver Interrupt Vector Address

DZCSR = DZ11 Control and Status Word Address

DZLPR = DZ11 Line Parameter Register (Write-Only) Address

DZTCR = DZ11 Transmit Control Register Address

DZTBUF = DZ11 Transmit Buffer Address

DZRBUF = DZ11 Receiver Buffer Address (Read-Only Register)

TPS = Teletype[®] Punch Status Register Address

TPB = Teletype Punch Data Register Address

^{*}Teletype is a registered trademark of Teletype Corporation.

Example 4 - Transmit and receive in Maintenance Mode on a Single Line The switch register bits (SWR00-SWR07) hold the desired data pattern (character).

001000 001002 001004 001006 001010	012737 000002 160104 012737 017471	START:	MOV #LINE, DZTCR MOV #PAR, DZLPR	;Select the line for ;transmitting on. ;Choose one of eight. ;Line #1 selected. ;Select desired line ;parameters for
001012	160102			;transmitting line; and turn on receiver; for that line. ;8-level code, 2 stop; bits, and no parity; selected. ;19.2K baud selected; Note: 19.2K baud is; not used by the ;customer but can be; used for diagnostic; purposes to speed up; the transmit-receive; loop to make it easier; to scope.
001014 001016 001020	012737 000050 160100		MOV #N, DZCSR	;Start scanner and set ;maintenance bit 3.
001022	005737	Test 1:	TST DZCSR	;Test for bit 15
001024	160100			;(transmitter ready).
001026	100375		BPL Test 2	;If the branch condition ;is false, the transmitter ;is ready; if true, go ;back and test again.
001030	113737		MOVB SWR,	;Load the transmit
001032	177570		DZTBUFF	;character from the
001034	160106			;switch register.
001036	000240		NOP	;No operation. This ;location can be changed ;to a branch instruction ;if only test 1 is ;desired (replace 000240 ;with 000771).
001040	012701 177670		MOV #DEL, R1	;Delay equals a ;constant that will ;allow enough time for ;the receiver done ;flag to set before ;recycling the test. ;The value will change ;with baud rate and ;processor. The ;constant given is ;good for 19.2K baud ;on a PDP-11/05.

001042 001044	105737 160100	Test 2:	TSTB DZCSR	;Test bit 2 (receiver ;done flag).
001046	100402		BMI 1\$;When the branch ;condition is true, ;the receiver done ;flag is set.
001050	005201		INC R1	:Increment delay.
001052	001373		BNE TEST 2	;If the branch ;condition is true, the ;delay is not finished.
001054	013700	1\$:	MOV DZRBUF, R0	Read the DZ11
001056	160102		,	;receiver buffer to ;register 0.
001060	000760		BR TEST 1	;Loop back and ;test again.

Example 5 - Transmit and Receive on a Single Line Using Silo Alarm in Maintenance Mode

001200 001202	012706 001100		MOV #1100, R6	;Initialize stack ;pointer.
001202	012737		MOV #3\$, TVEC	;Initialize transmitter
001206	001274			;vector address.
001210	000304			·
001212	005037		CLR TVEC+2	;Initialize transmitter
001214	000306			;vector processor status ;word.
001216	012700		MOV #DBUF, R0	;Set first address of
001220	001304		"	input data table
				;into R0.
001222	012737		MOV #1, DZTCR	;Enable line 0 ;transmitter.
001224	000001			,
001226	160104			
001230	012737		MOV #17470,	;Set up line parameters
001232	017470		DZLPR	;and turn on the receiver
001234	160102			;clock for line 0.
001236	012737		MOV #50050,	;Enable transmitter
001240	050050		DZCSR	;interrupt and silo
001242	160100			;alarm. Turn on
				;scanner and maintenance ;mode.
001244	032737	1\$:	BIT #20000,	Test for silo alarm
001246	020000		DZČSR	,
001250	160100			
001252	001774		BEQ 1\$;Loop until silo alarm ;flag sets.
001254	013720	2\$:	MOV DZRBUF,	;Read DZ11 silo
001256	160102		(R0)+	receiver buffer output.
001260	000240		ΝΟ̈́P	;Delay to allow next
001262	000240		NOP	word in silo to filter; down to the silo; output.

001264	100773		BMI 2\$;Data valid set says ;that word is good, ;go back for more.	
001266 001270	012700 001304		MOV #DBUF, R0			;Silo has been emptied. ;Reinitialize data ;table address pointer.	
001272	000764		BR 1	\$;Do it again.	
			Transmitte	r Interrupt	Service Rout	tine	
001274 001276 001300	112737 000252 160106	3\$	MOY	VB DAT, D	ZTBUF	;Transmit ;character 252	
001300	000002		RTI				
				Data Tab	ole		
			1304 1306	100252 100252	;Word 1		
			•	•			
				•			
			•	•			
			•	•	•		

NOTE

100252

000252

1340

1342

;Word 16

;not set ;character is ;invalid

;Data valid


It is possible to get more than 16 words because they are being put into the silo simultaneously with the reading of the silo.

Example 6 - Echo Test on a Single Line (Transmit Received Data)

001000 001002 001004	012737 011073 160102	START	MOV #PAR, DZLPR	;Load line parameters ;for line being used. ;Line 3, 8-bit ;character, 2 stop ;bits, no parity, ;110 baud, and receiver ;clock on.
001006 001010	012737 000010		MOV #LINE, DZTCR	;Turn line 3 ;transmitter on.
001010	160104			,transmitter on.
001012	012737		MOV #n, DZCSR	;Turn scanner on
001014	000040		$mov_{\pi^{\Pi}}, bzest$;(set CSR-5)
001010	160100			,(bet CBR 3)
001023	105737	1\$:	TSTB DZCSR	;Test (bit 7) for
001024	160100	-4.		;RDONE
001026	100375		BPL 1\$;If bit 7 is not set,
				go back and test again.
001030	005737	2\$:	TST DZCSR	;Test (bit 15) for
001032	160100			;TRDY
001034	100375		BPL 2\$;If bit 15 is not set
				go back and test again.
001036	013700		MOV RBUF, R0	;Read received data
001040	160102			;word into R0
001042	110037		MOVB R0, DZTDR	;Load character
001044	160106			;into DZ11 TBUF
				;register for
001011	000=45		PP 40	transmitting.
001046	000765		BR 1\$;Repeat.

APPENDIX A DZ11 (M7814) TO AN ACTIVE DEVICE INSTALLATION

When a 20 mA DZ11 is used with another active device, two H319 current loop receivers must be used. Figure A-1 provides an example of the connections involved when the DZ11 is used with another active device, in this case another DZ11. A schematic of the H319 is shown in Figure A-2.



NOTE: THE CABLE ATTACHED TO THE H319 SHOULD HAVE THE CONNECTOR REMOVED AND RING LUGS ATTACHED TO THE RED AND GREEN LEADS AS SHOWN.

THE BLACK AND WHITE LEADS IN THE H319 CABLE AND BC04R CABLE ARE NOT USED.

Figure A-1 DZ11 (M7814) to Active Device Connection




Figure A-2 H319 Current Loop Receiver Schematic Diagram

Reader's Comments

DZ11 USER'S GUIDE EK-DZ110-UG-002

Your comments and suggestions will help us in our continuous effort to improve the quality and usefulness of our publications.

• •		your judgment is it comp	plete, accurate, well organized, well
What features are most us	seful?		
What faults do you find v	with the manual?		
Does this manual satisfy	the need you think it wa	as intended to satisfy? _	
Does it satisfy your needs	s?	Why?	· · · · · · · · · · · · · · · · · · ·
Would you please indicat	e any factual errors you	have found.	
Please describe your posit	tion.		·····
Name		Organization —	
Street		Department	
City	State		Zip or Country

	Fold Here	
	— Do Not Tear - Fold Here and Staple —	
		FIDOT CLACO
		FIRST CLASS PERMIT NO. 33 MAYNARD, MAS
RUSINESS REPLY MAII	·	PERMIT NO. 33
BUSINESS REPLY MAIL NO POSTAGE STAMP NE	CESSARY IF MAILED IN THE UNITED STATES	
	CESSARY IF MAILED IN THE UNITED STATES	PERMIT NO. 33
NO POSTAGE STAMP NE	CESSARY IF MAILED IN THE UNITED STATES	PERMIT NO. 33
NO POSTAGE STAMP NE		PERMIT NO. 33
NO POSTAGE STAMP NE	Digital Equipment Corporation Technical Documentation Department	PERMIT NO. 33 MAYNARD, MAS
NO POSTAGE STAMP NE	Digital Equipment Corporation	PERMIT NO. 33



digital equipment corporation