# United States Patent [19]

## Rubinson et al.

## [54] INTERFACE BETWEEN A PAIR OF PROCESSORS, SUCH AS HOST AND **PERIPHERAL-CONTROLLING** PROCESSORS IN DATA PROCESSING SYSTEMS

- [75] Inventors: Barry L. Rubinson; Edward A. Gardner; William A. Grace; Richard F. Lary; Dale R. Keck, all of Colorado Springs, Colo.
- [73] Assignee: **Digital Equipment Corporation**, Maynard, Mass.
- [21] Appl. No.: 308,826
- [22] Filed: Oct. 5, 1981
- Int. Cl.<sup>3</sup> ..... G06F 9/46; G06F 15/16 [51]
- [52]
- [58] Field of Search ... 364/200 MS File, 900 MS File; 371/21

#### [56] **References** Cited

## **U.S. PATENT DOCUMENTS**

3,940,601	2/1976	Henry et al 235/153 AC
4,145,739	3/1979	Dunning et al 364/200
4,153,934	5/1979	Sato 364/200
4,181,937	1/1980	Hattori et al 364/200
4,195,351	3/1980	Barner et al 364/900
4,204,251	5/1980	Brudevold 364/200
4,212,057	7/1980	Devlin et al 364/200
4,214,305	7/1980	Tokita et al 364/200
4,237,534	12/1980	Felix
4,268,907	5/1981	Porter et al
4,282,572	8/1981	Moore et al 364/200

#### 4,449,182 [11] May 15, 1984 [45]


4,318,174	3/1982	Suzuki et al	364/200
4.334.305	6/1982	Girardi	364/200


Primary Examiner-Joseph F. Ruggiero Assistant Examiner-Gary V. Harkcom Attorney, Agent, or Firm-Cesari and McKenna

#### [57] ABSTRACT

An interface mechanism (10) between two processors, such as a host processor (70) and a processor (31) in an intelligent controller (30) for mass storage devices (40), and utilizing a set of data structures employing a dedicated communications region (80A) in host memory (80). Interprocessor commands and responses are communicated as packets over an I/O bus (60) of the host (70), to and from the communication region (80A). through a pair of ring-type queues (80D) and (80E). The entry of each ring location (e.g., 132, 134, 136, 138) points to another location in the communications region where a command or response is placed. The filling and emptying of ring entries (132-138) is controlled through the use of an 'ownership' byte or bit (278) associated with each entry. The ownership bit (278) is placed in a first state when the message source (70 or 31) has filled the entry and in a second state when the entry has been emptied. Each processor keeps track of the rings' status, to prevent the sending of more messages than the rings can hold. These rings permit each processor to operate at its own speed, without creating race conditions and obviate the need for hardware interlock capability on the I/O bus (60).


## 21 Claims, 19 Drawing Figures





Sheet 1 of 14 4

4,449,182



144

0=0

134


EMPTY

EMPTY

RP

-132

-135





RP

144

138

139

136


0=0

[RB+2]

(EMPTY)



Sheet 3 of 14








Fig. 4B

-













Fig. 7












Fig. 13








Fig. 12C




Fig. 12D

.,

.

5

20

## INTERFACE BETWEEN A PAIR OF PROCESSORS, SUCH AS HOST AND PERIPHERAL-CONTROLLING PROCESSORS IN DATA PROCESSING SYSTEMS

## CROSS-REFERENCE TO RELATED APPLICATIONS

This application relates to a data processing system, other aspects of which are described in the following <sup>10</sup> commonly assigned applications filed on even date herewith, the disclosures of which are incorporated by reference herein to clarify the environment, intended use and explanation of the present invention:

Ser. No. 308,771, titled Disk Format for Secondary <sup>15</sup> Storage System and Ser. No. 308,593, titled Secondary Storage Facility Employing Serial Communication Between Drive and Controller.

## FIELD OF THE INVENTION

This invention relates to the field of data processing systems and, in particular to an interface between a host processor and a controlling processor for a storage facility or other peripheral device or subsystem in such systems. 25

## **BACKGROUND OF THE INVENTION**

In data processing systems utilizing secondary storage facilities, communication between the host processor, or main frame, and secondary storage facilities has 30 a considerable impact on system performance. Secondary storage facilities comprise elements which are not an integral part of a central processing unit and its random access memory element (i.e., together termed the host), but which are directly connected to and controlled by the central processing unit or other elements in the system. These facilities are also known as "mass storage" elements or subsystems and include, among other possibilities, disk-type or tape-type memory units (also called drives). 40

In modern data processing systems, a secondary storage facility includes a controller and one or more drives connected thereto. The controller operates in response to signals from the host, usually on an input/output bus which connects together various elements in the system 45 including the central processing unit. A drive contains the recording medium (e.g., a rotating magnetic disk), the mechanism for moving the medium, and electronic circuitry to read data from or store data on the medium and also to convert the data transferred between the 50 medium and the controller to and from the proper format.

The controller appears to the rest of the system as simply an element on the input/output bus. It receives commands over the bus; these commands include infor-55 mation about the operation to be performed, the drive to be used, the size of the transfer and perhaps the starting address on the drive for the transfer and the starting address on some other system element, such as the random access memory unit of the host. The controller 60 converts all this command information into the necessary signals to effect the transfer between the appropriate drive and other system elements. During the transfer itself, the controller routes the data to or from the appropriate drive and to or from the input/output bus or 65 a memory bus.

Controllers have been constructed with varying levels of intelligence. Basically, the more intelligent the

controller, the less detailed the commands which the central processing unit must issue to it and the less dependent the controller is on the host CPU for step-bystep instructions. Typically, controllers communicate with a host CPU at least partially by means of an interrupt mechanism. That is, when one of a predetermined number of significant events occurs, the controller generates an interrupt request signal which the host sees a short time later; in response, the host stops what it is doing and conducts some dialogue with the controller to service the controller's operation. Every interrupt request signal generated by the controller gives rise to a delay in the operation of the central processor. It is an object of the present invention to reduce that delay by reducing the frequency and number of interrupt reauests.

When an intelligent controller is employed, a further problem is to interlock or synchronize the operation of the processor in the controller with the operation of the processor in the host, so that in sending commands and responses back and forth, the proper sequence of operation is maintained, race conditions are avoided, etc. Normally this is accomplished by using a communications mechanism (i.e., bus) which is provided with a hardware interlock capability, so that each processor can prevent the other from transmitting out of turn or at the wrong time.

Modern controllers for secondary storage facilities are usually so-called "intelligent" devices, containing one or more processors of their own, allowing them to perform sophisticated tasks with some degree of independence. Sometimes, a processor and a controller will share a resource with another processor, such as the host's central processor unit. One resource which may be shared is a memory unit.

It is well known that when two independent processors share a common resource (such as a memory through which the processors and the processes they 40 execute may communicate with each other), the operation of the two processors (i.e., the execution of processes or tasks by them) must be "interlocked" or "synchronized," so that in accessing the shared resource, a defined sequence of operations is maintained and socalled "race" conditions are avoided. That is, once a first processor starts using the shared resource, no other processor may be allowed to access that resource until the first processor has finished operating upon it. Operations which otherwise might have occurred concurrently must be constrained to take place seriatim, in sequence. Otherwise, information may be lost, a processor may act upon erroneous information, and system operation will be unreliable. To prevent this from happening, the communications mechanism (i.e., bus) which links together the processors and a shared resource typically is provided with a hardware "interlock" or synchronization capability, by means of which each processor is prevented from operating on the shared resource in other than a predefined sequence.

In the prior art, three interlock mechanisms are widely known for synchronizing processors within an operating system, to avoid race conditions. One author calls these mechanisms (1) the test-and-set instruction mechanism, (2) the wait and signal mechanism and (3) the P and V operations mechanism. S. Madnick and J. Donovan, *Operating Systems*, 4-5.2 at 251-55 (McGraw Hill, Inc., 1974). That text is hereby incorporated by reference for a description and discussion of those mechanisms. Another author refers to three techniques for insuring correct synchronization when multiple processors communicate through a shared memory as (1) process synchronization by semaphores, (2) process synchronization by monitors and (3) process syn- 5 chronization by monitors without mutual exclusion. C. Weitzman, Distributed Micro/Mini Computer Systems: Structure, Implementation and Application, 3.2 at 103-14 (Prentice Hall, Inc., 1980). That text is hereby incorporated by reference for a description and discus- 10 sion of those techniques. When applied to multiple processors which communicate with a shared resource by a bus, such mechanisms impose limitations on bus characteristics; they require, for example, that certain compound bus operations be indivisible, such as an opera-<sup>15</sup> tion which can both test and set a so-called "semaphore" or monitor without being interrupted while doing so. These become part of the bus description and specifications.

If the testing of a semaphore were done during one 20bus cycle and the setting during a different bus cycle, two or more processors which want to use a shared resource might test its semaphore at nearly the same time. If the semaphore is not set, the processors all will 25 see the shared resource as available. They will then try to access it; but only one can succeed in setting the semaphore and getting access; each of the other processors, though, having already tested and found the resource available, would go through the motions of set-30 ting the semaphore and reading or writing data without knowing it had not succeeded in setting the semaphore and accessing the resource. The data thus read will be erroneous and the data thus written could be lost.

Not all buses, though, are designed to allow implementation of such indivisible operations, since some buses were not designed with the idea of connecting multiple processors via shared resources. Consequently, such buses are not or have not been provided with hardware interlock mechanisms. 40

When a bus does not have such a capability, resort frequently has been made to use of processor interrupts to control the secondary storage facility, or some combination of semaphores and interrupts (as in the Carnegie-Mellon University C.mpp multi-minicomputer system described at pages 27-29 and 110-111 of the aboveidentified book by Weitzman), but those approaches have their drawbacks. If multiple processors on such a bus operate at different rates and have different operations to perform, at least one processor frequently may 50 have to wait for the other. This aggrevates the slowdown in processing already inherent in the use of interrupt control with a single processor.

A further characteristic of prior secondary storage facilities is that when a host initially connects to a con- 55 troller, it usually assumes, but cannot verify, that the controller is operating correctly.

Therefore, it is an object of this invention to improve the operation of a secondary storage facility including a controller and a drive.

60

A further object of this invention is to provide such a facility with an improved method for handling host-controller communications over a bus lacking a hard-ware interlock capability, whereby the processor in the host and controller can operate at different rates with 65 minimal interrupts and avoidance of race conditions.

Another object of this invention is to provide a communications mechanism for operation between controller and host which permits the host to verify correct operation of the controller at the time of initialization. Still another object of the invention is to provide a

communications mechanism which minimizes the generation of host interrupts by the controller during peak input/output loads.

Still another object of this invention is to provide an interface between host and controller which allows for parallel operation of multiple devices attached to an individual controller, with full duplexing of operation initiation and completion signals.

## SUMMARY OF THE INVENTION

In accordance with this invention, the host-controller interconnection is accomplished through an interface which includes a set of data structures employing a dedicated communications region in host memory. This communications region is operated on by both the host and the peripheral controller in accordance with a set of rules discussed below. Basically, this interface has two layers: (1) a transport mechanism, which is the physical machinery for the bi-directional transmission of words and control signals between the host and the controller and (2) a port, which is both hardware for accomplishing exchanges via the transport mechanism and a process implementing a set of rules and procedures governing those exchanges. This port "resides" partly in the host and partly in the controller and has the purposes of facilitating the exchange of control messages (i.e., commands and responses) and verifying the correct operation of the transport mechanism.

Commands and responses are transmitted between the host and a peripheral controller as packets, over an input/output bus of the host, via transfers which do not require processor interruption. These transfers occur to and from the dedicated communication region in the host memory. The port polls this region for commands and the host polls it for responses. A portion of this communication region comprises a command (i.e., transmission) list and another portion comprises a response (i.e., receiving) list. An input/output operation begins when the host deposits a command in the command list. The operation is seen as complete when the corresponding response packet is removed by the host from the response list.

More specifically, the communications region of host memory consists of two sections: (1) a header section and (2) a variable-length section. The header section contains interrupt identification words. The variablelength section contains the response and command lists, organized into "rings". A "ring" is a group of memory locations which is addressable in rotational (i.e., modulo) sequence, such that when an incrementing counter (modulo-buffer-size) is used for addressing the buffer, the address of the last location is the sequence is followed next by the address of the first location. Each buffer entry, termed a descriptor, includes (1) an address where a command may be found for transmission or where a response is written, as appropriate, and (2) a so-called "ownership" byte (which in its most elementary form reduces to a sigle ownership bit) which is used by the processors to controll access to the entry.

Because of properties which will be outlined below, the port may be considered to be effectively integral with the controller; all necessary connections between the host and peripheral can be established by the port-/controller when it is initialized.

2.

The port can itself generate processor interrupts; this happens at the option of the host only when the command ring makes a transition from a full to a not-full condition or when the response ring makes the converse transition from empty to non-empty. Thus, the rings 5 buffer the asynchronous occurrence of command and response packets, so that under favorable conditions long strings of commands, responses and exchanges can be passed without having to interrupt the host processor. 10

An input/output operation begins when the host deposits a command into the command list. The operation is seen as complete when the corresponding response is removed by the host from the response list. Only the host writes into the command ring (i.e., list)<sup>15</sup> and only the controller writes into the response ring. The "ownership" bit for each ring entry is set to a first state by the processor which writes the ring entry and is cleared from that state by the other processor only after the command has been sent or the response read. In addition, after writing an entry, the same processor cannot alter it until the other processor has cleared that entry's ownership bit.

By organizing the command and response lists into rings and controlling their operation through a rigid sequential protocol which includes an ownership byte (or bit) for each ring entry and rules for setting and clearing the ownership byte, the host and controller processors are allowed to operate at their own rates and the need for a hardware bus interlock in avoided. This allows the system to utilize, for example, the UNIBUS communication interconnection of Digital Equipment Corp., Maynard, Mass., which is an exemplary bus lacking a hardware interlock feature.

These and other features, advantages and objects of the present invention will become more readily apparent from the following detailed description, which should be read in conjunction with the accompanying drawings.

## BRIEF DESCRIPTION OF THE DRAWING

FIG. 1 is a conceptual block diagram of a system employing an architecture in which the present invention sees utility;

FIG. 2 is a basic block diagram of a data processing system in which the present invention may be employed;

FIG. 3A is a system block diagram of an illustrative embodiment of a data processing system utilizing the  $_{50}$  interface of the present invention;

FIGS. 3B and 3C are diagrammatic illustrations of a ring 80D or 80E of FIG. 3A.

FIGS. 4A and 4B are elementary flow diagrams illustrating the sequence of events when the controller 55 comprises a plurality of subsystems interconnected by a wishes to send a response to the host; UK and the framework of this discussion, a system interconnected by a

FIG. 5 is an elementary flow diagram showing the sequence of events when the host issues a command to the controller;

FIG. 6 is a similar flow diagram showing the control- 60 ler's action in response to the host's issuance of a command;

FIG. 7 is a diagrammatic illustration of the communications area of host memory, including the command and response rings;

65

FIG. 8 is a diagrammatic illustration of the formatted command and response descriptors which comprise the ring entries;

FIG. 9 is a diagrammatic illustration of the command and response message envelopes;

FIG. 10 is a diagrammatic illustration of a buffer description according to the present invention;

FIG. 11 is a diagrammatic illustration of the status and address (SA) register 38 of FIG. 3A;

FIGS. 12A-12D are flow charts of the port/controller initialization sequence according to this invention; and

FIG. 13 is a diagrammatic illustration of the "last fail" response packet of this invention.

# DETAILED DESCRIPTION OF AN ILLUSTRATIVE EMBODIMENT

The present invention sees particular utility in a data processing system having an architectural configuration designed to enhance development of future mass storage systems, at reduced cost. Such a system is shown in FIG. 1. In this system, a high level protocol (indicated 20 at 1A) is employed for communications between a host computer 1 and intelligent mass storage controller to. Such a high level protocol is intended to free the host from having to deal with peripheral device-dependent requirements (such as disk geometry and error recovery strategies). This is accomplished in part through the use of a communications hierachy in which the host communicates with only one or two peripheral device "class" drivers, such as a driver 4 instead of a different I/O driver for each model of peripheral device. For 30 example, there may be one driver for all disk class devices and another for all tape class devices.

Each class driver, in turn, communicates with a device controller (e.g., 2) through an interface mechanism 10. Much of the interface mechanism 10 is bus-specific.
35 Therfore, when it is desired to connect a new mass storage device to the system, there is no need to change the host's input/output processes or operating system, which are costly (in time, as well as money) to develop. Only the controller need be modified to any substantial
40 degree, which is far less expensive. And much of that cost can be averted if the controller and host are made self-adaptive to certain of the storage device's characteristics, as explained in the above-identified commonly assigned applications.
45 Device classes are determined by their storage and

Device classes are determined by their storage and transfer characteristics. For example a so-called "disk class" is characterized by a fixed block length, individual block update capability, and random access. Similarly a so-called "tape class" is characterized by a variable block length, lack of block update capability, and sequential access. Thus, the terms "disk" and "tape" as used herein refer to devices with such characteristics, rather than to the physical form of the storage medium.

Within the framework of this discussion, a system comprises a plurality of subsystems interconnected by a communications mechanism (i.e. a bus and associated hardware). Each subsystem contains a port driver, (4 or 5) which interfaces the subsystem to the communications mechanism. The communications mechanism contains a port (8 or 9) for each subsystem; the port is simply that portion of the communications mechanism to which a port driver interfaces directly.

FIG. 1 illustrates an exemplary system comprising a host 1 and an intelligent mass storage controller 2. Host 1 includes a peripheral class driver 3 and a port driver 4. Controller 2, in turn, includes a counterpart port driver 5 and an associated high-level protocol server 2. A communications mechanism 7 connects the host to the controller, and vice-versa. The communications mechanism includes a port (i.e., interface mechanism) (8,9) for each port driver.

7

The port drivers 4 and 5 provide a standard set of communications services to the processes within their 5 subsystems; port drivers cooperate with each other and with the communications mechanism to provide these services. In addition, the port drivers shield the physical characteristics of the communications mechanism from processes that use the communications services. 10

Class driver 3 is a process which executes within host 1. Typically, a host class I/O driver 3 communicates with a counterpart in the controller 2, called a highlevel protocol server, 6.

The high-level protocol server 6 processes host com- 15 mands, passes commands to device-specific modules within the controller, and sends responses to host commands back to the issuing class driver.

In actual implementation, it is also possible for the functions of the controller-side port driver 5 and port 9 20 to be performed physically at the host side of the communications mechanism 7. This is shown in the example described below. Nevertheless, the diagram of FIG. 1 still explains the architectural concepts involved.

Note also that for purposes of the further explanation 25 which follows, it is generally unnecessary to distinguish between the port and its port driver. Therefore, unless the context indicates otherwise, when the word "port" is used below, it presumes and refers to the inclusion of a port driver, also. 30

Referring now to FIG. 2, there is shown a system level block diagram of a data processing system utilizing the present invention. A host computer 1 (including an interface mechanism 10) employs a secondary storage subsystem 20 comprising a controller 30, a disk 35 drive 40 and a controller-drive interconnection cable 50. The host 1 communicates with the secondary storage subsystem 20 over an input/output bus 60.

FIG. 3A expands the system definition to further explain the structure of the host 1, controller 30 and 40 their interface. As illustrated there, the host 1 comprises four primary subunits: a central processor unit (CPU) 70, a main memory 80, a system bus 90 and a bus adapter 110.

A portion 80A of memory 80 is dedicated to service 45 as a communications region for accessing the remainder of memory 80. As shown in FIG. 3A, communications area 80A comprises four sub-regions, or areas. Areas 80B and 80C together form the above-indicated header section of the communications area. Area 80B is used 50 for implementing the bus adapter purge function and area 80C holds the ring transition interrupt indicators used by the port. The variable-length section of the communications region comprises the response list area 80D and the command list area 80E. The lists in areas 55 80D and 80E are organized into rings. Each entry, in each ring, in turn, contains a descriptor (see FIG. 10) pointing to a memory area of sufficient size to accommodate a command or response message packet of predetermined maximum length, in bytes. 60

Host 1 may, for example, be a Model VAX-11/780 or PDP 11 computer system, marketed by Digital Equipment Corporation of Maynard, Mass.

System bus 90 is a bi-directional information path and communications protocol for data exchange between 65 the CPU 70, memory 80 and other host elements which are not shown (so as not to detract from the clarity of this explanation). The system bus provides checked

parallel information exchanges synchronous with a common system clock. A bus adapter 110 translates and transfers signals between the system bus 90 and the host's input/output (I/O) bus 60. For example, the I/O bus 60 may be the UNIBUS I/O connection, the system bus may be the syncronous backlane interconnection (SBI) of the VAX-11/780 computer, and the bus adapter 110 may be the Model DW780 UNIBUS Adapter, all Digital Equipment Corporation products.

Controller 30 includes several elements which are used specifically for communicating with the host 1. There are pointers 32 and 34, a command buffer 36 and a pair of registers, 37 and 38. Pointers 32 and 34 keep track of the current host command ring entry and the host response ring entry, respectively. Command buffers 36 provide temporary storage for commands awaiting processing by the controller and a pair of registers 37 and 38. Register 37, termed the "IP" register, is used for initialization and polling. Register 38, termed the "SA" register, is used for storing status and address information.

A processor 31 is the "heart" of the controller 30; it executes commands from buffer 36 and does all the housekeeping to keep communications flowing between the host 1 and the drive 40.

The physical realization of the transport mechanism includes the UNIBUS interconnection (or a suitable counterpart) 60, system bus 90 and any association host and/or controller-based logic for adapting to same, including memory-bus interface 82, bus adapter 110, and bus-controller interface 120.

The operation of the rings may be better understood by referring to FIGS. 3B and 3C, where an exemplary four entry ring 130 is depicted. This ring may be either a command ring or a response ring, since only their application differs. Assume the ring 130 has been operating for some time and we have started to observe it at an arbitrarily selected moment, indicated in FIG. 3B. There are four ring entry positions 132-138, with consecutive addresses RB, RB+1, RB+4, respectively. Each ring entry has associated with it an ownership bit (133, 135, 137, 139) which is used to indicate its status. A write pointer (WP), 142, points to the most recent write entry; correspondingly, a read pointer (RP), 144, points to the most recent read entry. In, FIG. 3B, it will be seen that entry 138 has been read, as indicated by the position of RP 144 and the state of ownership bit 139. By convention, the ownership bit is set to 1 when a location has been filled (i.e., written) and to 0 when it has been emptied (i.e., read). The next entry to be read is 132. Its ownership bit 133 is set to 1, indicating that it already has been written. Once entry 132 is read, its ownership bit is cleared, to 0, as indicated in FIG. 3C. This completely empties the ring 130. The next entry 134 cannot be read until it is written and the state of ownership bit 135 is changed. Nor can entry 132 be re-read accidentally, since its ownership bit has been

cleared, indicating that it already has been read. Having thus provided a block diagram explanation of the invention, further understanding of this interface will require a brief digression to explain packet communications over the system.

The port is a communications mechanism in which communications take place between pairs of processes resident in separate subsystems. (As used herein, the term "subsystems" include the host computers and device controllers; the corresponding processes are host-

resident class drivers and controller-resident protocol servers.)

Communications between the pair of processes take place over a "connection" which is a soft communications path through the port; a single port typically will 5 implement several connections concurrently. Once a connection has been established, the following three services are available across that connection: (1) sequential message; (2) datagram; and (3) block data transfer.

When a connection is terminated, all outstanding communications on that connection are discarded; that is, the receiver "throws away" all unacknowledge messages and the sender "forgets" that such messages have been sent.

The implementation of this communications scheme on the UNIBUS interconnection 60 has the following characteristics: (1) communications are always point-topoint between exactly two subsystems, one of which is ping or memory management, since buffers are identified with a UNIBUS address and are contiguous within the virtual buss address space; and (3) the host need never directly initiate a block data transfer.

The port effectively is integral with the controller, 25 even though not full localized there. This result happens by virtue of the point-to-point property and the fact that the device controller knows the class of device (e.g., disk drive) which it controls; all necessary connections, therefore, can be established by the port/controller 30 when it is initialized.

The Sequential Message service guarantees that all messages sent over a given connection are transmitted sequentially in the order originated, duplicate-free, and that they are delivered. That is, messages are received 35 by the receiving process in the exact order in which the sending process queued them for transmission. If these guarantees cease to be met, or if a message cannot be delivered for any reason, the port enters the so-called "fatal error" state (described below) and all port con- 40 out. nections are terminated.

The Datagram service does not quarantee reception, sequential reception of duplicate-free reception of datagrams, though the probability of failure may be required to be very low. The port itself can never be the cause of 45 such failures; thus, if the using processes do make such guarantees for datagrams, then the datagram service over the port becomes equivalent to the Sequential Message service.

The Block Data Transfer service is used to move data 50 between named buffers in host memory and a peripheral device controller. In order to allow the port to be unaware of mapping or memory management, the "Name" of a buffer is merely the bus address of the first byte of the buffer. Since the host never directly initiates 55 a block data transfer, there is no need for the host to be aware of controller buffering.

Since the communicating processes are asynchronous, flow control is needed if a sending process is to be prevented from producing congestion or deadlock in a 60 receiving process (i.e., by sending messages more quickly than the receiver can capture them). Flow control simply guarantees that the receiving process has buffers in which to place incoming messages; if all such buffers are full, the sending process is forced to defer 65 a bus adapter purge in response to a port-initiated purge transmission until the condition changes. Datagram service does not use flow control. Consequently, if the receiving process does not have an available buffer, the

datagram is either processed immediately or discarded. which possibility explicitly is permitted by the rules of that service. By contrast, the Sequential Message service does use flow control. Each potential receiving process reserves, or pre-allocates, some number of buffers into which messages may be received over its connection. This number is therefore the maximum number of messages which the sender may have outstanding and unprocessed at the receiver, and it is communicated to the sender by the receiver in the form of a "credit" for 10 the connection. When a sender has used up its available credit, it must wait for the receiver to empty and make available one of its buffers. The message credits machinery for the port of the present invention is described in 15 detail below.

The host-resident driver and the controller provides transport mechanism control facilities for dealing with: (1) transmission of commands and responses: (2) sequential delivery of commands; (3) asynchronous commicaalways the host; (2) the port need not be aware of map- 20 tion; (4) unsolicited responses; (5) full duplex communication; and (6) port failure recovery. That is, commands, their responses and unsolicited "responses" (i.e., controller-to-host messages) which are not responsive to a command may occur at any time; full duplex communication is necessary to handle the bi-directional flow without introducing the delays and further buffering needs which would be associated with simplex communications. It is axiomatic that the host issues commands in some sequence. They must be fetched by the controller in the order in which they were queued to the transport mechanism, even if not executed in that sequence. Responses, however, do not necessarily occur in the same order as the initiating commands; and unsolicited messages can occur at any time. Therefore, asynchronous communications are used in order to allow a response or controller-to-host message to be sent whenever it is ready. Finally, as to port failure recovery, the host's port driver places a timer on the port, and reinitializes the port in the event the port times

This machinery must allow repeated access to the same host memory location, whether for reads, writes, or any mixture of the two.

The SA and IP registers (37 and 38) are in the I/O page of the host address space, but in controller hardware. They are used for controlling a number of facets of port operation. These registers are always read as words. The register pair begins on a longword boundary. Both have predefined addresses. The IP register has two functions: first, when written with any value, it causes a "hard" initialization of the port and the device controller; second, when read while the port is operating, it causes the controller to initiate polling of the command ring, as discussed below. The SA register 38 has four functions: first, when read by the host during initialization, it communicates data and error information relating to the initialization process; second, when written by the host during initialization, it communicates certain host-specific parameters to the port; third, when read by the host during normal operation, it communicates status information including port- and controller-detected fatal errors; and fourth, when zeroed by the host during initialization and normal operation, it signals the port that the host has successfully completed request.

The port driver in the host's operating system examines the SA register regularly to verify normal port5

/controller operation. A self-detected port/controller fatal error is reported in the SA register as discussed below.

## Transmission of Commands and Responses-Overview

When the controller desires to send a response to the host, a several step operational sequence takes place. This sequence is illustrated in FIGS. 4A and 4B. Initially, the controller looks at the current entry in the response ring indicated by the response ring pointer 34 10 and determines whether that entry is available to it (by using the "ownership" bit). (Step 202.) If not, the controller continues to monitor the status of the current entry until it becomes available. Once the controller has access to the current ring entry, it writes the response 15 into a response buffer in host memory, pointed to by that ring entry, and indicates that the host now "owns" that ring entry by clearing and "Ownership" bit; it also sets a "FLAG" bit, the function of which is discussed below. (Step 204.) 20

Next, the port determines whether the ring has gone from an empty to a non-empty transition (step 206); if so, a potentially interruptable condition has occurred. Before an interrupt request is generated, however, the port checks to ensure that the "FLAG" bit is a 1 (step 25 208); an interrupt request is signalled only on an affirmative indication (Step 210).

Upon receipt of the interrupt request, the host, when it is able to service the interrupt, looks at the current entry in the response ring and determines whether it is 30 "owned" by the host or controller (i.e., whether it has yet been read by that host). (Step **212**.) If it is owned by the controller, the interrupt request is dismissed as spurious. Otherwise, the interrupt request is treated as valid, so the host processes the response (Step **214**) and 35 then updates its ring pointer (Step **216**).

Similar actions take place when the host wants to send a command, as indicated in FIG. 5. To start the sequence, the host looks at the current command ring entry and determines whether that ring entry is owned 40 by the host or controller. (Step 218.) If it is owned by the controller, the host starts a timer (Step 220.) (provided that is the first time it is looking at that ring entry), if the timer is not stopped (by the command ring entry becoming available to the host) and is allowed to 45 time out, a failure is indicated; the port is the reinitialized. (Step 222.) If the host owns the ring entry, however, it puts the packet address of the command in the current ring entry. (Step 224.) If a command ring transfer interrupt is desired (step 226), the FLAG bit is 50 set = 1 to so indicate (step 228). The host then sets the "ownership" bit = 1 the ring entry to indicate that there is a command in that ring entry to be acted upon. (Step 230.) The port is then told to "poll" the ring (i.e., the host reads the IP register, which action is interpreted by 55 the port as a notification that the ring contains one or more commands awaiting transmission; in response, the port steps through the ring entries one by one until all entries awaiting transmission have been sent. (Step 232.)

The host next determines whether it has additional 60 commands to send. (Step 233.) If so, the process is repeated; otherwise, it is terminated.

In responding to the issuance of a command (see FIG. 6), the port first detects the instruction to poll (i.e., the read operation to the IP register). (Step 234.) Upon 65 detecting that signal, the port must determine whether there is a buffer available to receive a command. (Step 236.) It waits until the buffer is available and then reads

the current ring entry to determine whether that ring entry is owned by the port or host. (Step 238.) If owned by the port, the command packet is read into a buffer. (Step 240.) The FLAG bit is then set and the "ownership" bit in the ring entry is changed to indicate host ownership. (Step 242.) If not owned by the port, polling terminates.

A test is then performed for interrupt generation. First the port determines whether the command ring has undergone a full to not-full transition. (Step 244.) If so, the port next determines whether the host had the FLAG bit set. (Step 246.) If the FLAG bit was set, an interrupt request is generated. (Step 248.) The ring pointer is then incremented. (Step 250.)

Response packets continue to be removed after the one causing an interrupt and, likewise, command packets continue to be removed by the port after a poll.

#### The Communications Area

The communications area is aligned on a 16-bit word boundary whose layout is shown in FIG. 7. Addresses for the words of the rings are identified relative to a "ringbase" address 252. The words in regions 80B, 80C whose addresses are ringbase-3, ringbase-2 and ringbase-1 (hereinafter designated by the shorthand [ringbase-3], etc., where the brackets should be read as the location "whose address is") are used as indicators which are set to zero by the host and which are set non-zero by the port when the port interrupts the host, to indicate the reason for the interrupt. Word [ringbase-3] indicates whether the port is requesting a bus adapter purge; the non-zero value is the adapter channel number contained in the high-order byte 254 and derived from the triggering command. (The host responds by performing the purge. Purge completion is signalled by writing zeros to the SA register).

Word **256** [ringbase-2] signals that the command queue has transitioned from full to not-full. Its non-zero value is predetermined, such as one. Similarly, word **258** [ringbase-19 indicates that the response queue has transitioned from empty to not-empty. Its non-zero value also is predetermined (e.g., one).

Each of the command and response lists is organized into a ring whose entries are 32-bit descriptors. Therefore, for each list, after the last location in the list has been addressed, the next location in sequence to be addressed is the first location in the list. That is, each list may be addressed by a modulo-N counter, where N is the number of entries in the ring. The length of each ring is determined by the relative speeds with which the host and the port/controller generate and process messages; it is unrelated to the controller command limit. At initialization time, the host sets the ring lengths.

Each ring entry, or formatted descriptor, has the layout indicated in FIG. 8. In the low-order 16-bit (260), the least significant bit, 262, is zero; that is, the envelope address [text+0] is word-aligned. The remaining low-order bits are unspecified and vary with the data. In the high-order portion 264 of the descriptor, the letter "U" in bits 266 and 268 represent a bit in the high-order portion of an 18-bit UNIBUS (or other bus) address. Bits 270-276, labelled "Q", are available for extending the high-order bus address; they are zero for UNIBUS systems. The most significant bit, 278, contains the "ownership" bit ("0") referred to above; it indicates whether the descriptor is owned by the host (0=1), and acts as an interlock protecting the descriptor against premature access by either the host or the port. The

next lower bit, 280, is a "FLAG" bit (labelled "F") whose meaning varies depending on the state of the descriptor. When the port returns a descriptor to the host, it sets F=1, indicating that the descriptor is full and points to response. On the other hand, when the 5 controller acquires a descriptor from the host, F=1indicates that the host wants a ring transition interrupt due to this slot. It assumes that transition interrupts were enabled during initialization and that this particular slot triggers the ring transition. F=0 means that the 10 host does not want a transition host interrupt, even if interrupts were enabled during initialization. The port always sets F=1 when returning a descriptor to the host; therefore, a host desiring to override ring transition interrupts must always clear the FLAG bit when 15 passing ownership of a descriptor to the port.

## Message Envelopes

As stated above, messages are sent as packets, with an envelope address pointing to word [text+0] of a 16-bit, 20 youd the value M+1 provides no performance benefits; word-aligned message envelope formatted as shown in FIG. 9.

The MSG LENGTH field 282 indicates the length of the message text, in bytes. For commands, the length equals the size of the command, starting with [text+0]. 25 For responses, the host sets the length equal to the size of the response buffer, in bytes, starting with [text+0]. By design, the minimum acceptable size is 60 bytes of message text (i.e., 64 bytes overall).

The message length field 282 is read by the port be- 30 fore the actual transmission of a response. The port may wish to send a response longer than the host can accept. as indicated by the message length field. In that event, it will have to break up the message into a plurality of packets of acceptable size. Therefore, having read the 35 the first. message length field, the controller then sends a response whose length is either the host-specified message length or the length of the controller's response, if smaller. The resulting value is set into the message length field and sent to the host with the message 40 packet. Therefore, the host must re-initialize the value of that field for each proposed response.

The message text is contained in bytes 284a-284m, labelled MBj. The "connection id" field 286 identifies the connection serving as source of, or destination for, 45 the message in question. The "credits" field 288 gives the credit value associated with the message, which is discussed more fully below. The "msgtyp" field 290 indicates the message type. For example, a zero may be used to indicate a sequential message, wherein the cred- 50 its and message length fields are valid. A one may indicate a datagram, wherein the credits field must be zero, but message length is valid. Similarly, a two may indicate a credit notification, with the credits field valid and the message length field zero. 55

#### Message Credits

A credit-based message limit mechanism is employed for command and response flow control. The credits field 288 of the message envelope supports credit- 60 must poll for responses, particularly because of the accounting algorithm. The controller 30 has a buffer 36 for holding up to M commands awaiting execution. In its first response, the controller will return in the credits field the number, M, of commands its buffer can hold. This number is one more than the controller's accep- 65 interrupt if and only if interrupts were armed (i.e., entance limit for non-immediate commands; the "extra" slot is provided to allow the host always to be able to issue an immediate-class command. If the credit account

has a value of one, then the class driver may issue only an immediate-type command. If the account balance is zero, the class driver may not issue any commands at all.

The class driver remembers the number M in its "credit account". Each time the class driver queues a command, it decrements the credit account balance by one. Conversely, each time the class driver receives a response, it increments the credit account balance by the value contained in the credits field of that response. For unsolicited responses, this value will be zero, since no command was executed to evoke the response; for solicited responses, it normally will be one, since one command generally gives one to one response.

For a controller having M greater than 15, responses beyond the first will have credits greater than one, allowing the controller to "walk" the class driver's credit balance up to the correct value. For a wellbehaved class driver, enlarging the command ring bein this situation command ring transition interrupts will not occur since the class driver will never fill the command ring.

#### The Ownership Bit

The ownership bit 278 in each ring entry is like the flag on an old-fashioned mailbox. The postman raised the flag to indicate that a letter had been put in the box. When the box was emptied, the owner would lower the flag. Similarly, the ownership bit indicates that a message has been deposited in a ring entry, and whether or not the ring entry (i.e., mailbox) has been emptied. Once a message is written to a ring entry, that message must be emptied before a second message can be written over

For a command descriptor, the ownership bit "0" is changed from zero to one when the host has filled the descriptor and is releasing it to the port. Conversely, once the port has emptied the command descriptor and is returning the empty slot to the host, the ownership bit is changed from one to zero. That is, to send a command the host sets the ownership bit to one; the port clears it when the command has been received, and returns the empty slot to the host.

To guarantee that the port/controller sees each command in a timely fashion, whenever the host inserts a command in the command ring, it must read the IP register. This forces the port to poll if it was not already polling.

For a response descriptor, when the ownership bit 0 undergoes a transition from one to zero, that means that the port has filled the descriptor and is releasing it to the host. The reverse transition means that the host has emptied the response descriptor and is returning the empty slot to the port. Thus, to send a response the port clears the ownership bit, while and the host sets it when the response has been received, and returns the empty slot to the port.

Just as the port must poll for commands, the host possibility of unsolicited responses.

#### Interrupts

The transmission of a message will result in a host abled) suitably during initialization and one of the following three conditions has been met: (1) the message was a command with flag 280 equal to one (i.e., F = 1),

and the fetching of the command by the port caused the command ring to undergo a transition from full to notfull; (2) if the message was a response with F = 1 and the depositing of the message by the port caused the response ring to make a transition from empty to not- 5 empty; or (3) the port is interfaced to the host via a bus adapter and a command required the port/controller to re-access a given location during data transfer. (The latter interrupt means that the port/controller is requesting the host to purge the indicated channel of the 10 register 38 to signal completion. bus adapter.)

## Port Polling

The reading of the IP register by the host causes the port/controller to poll for commands. The port/con- 15 troller begins reading commands out of host memory; if the controller has an internal command buffering capability, it will write commands into the buffer if they can't be executed immediately. The port continues to poll for full command slots until the command ring is 20 found to be empty, at which time it will cease polling. The port will resume polling either when the controller delivers a response to the host, or when the host reads the IP register.

Correspondingly, response polling for empty slots 25 continues until all commands buffered within the controller have been completed and the associated responses have been sent to the host.

#### Host Polling

Since unsolicited responses are possible, the host cannot cease polling for responses when all outstanding commands have been acknowledged, though. If it did, an accumulation of unsolicited messages would first saturate the response ring and then any controller inter- 35 nal message buffers, blocking the controller and preventing it from processing additional commands. Thus, the host must at least occassionally scan the response ring, even when not expecting a response. One way to accomplish this is by using the ring transition interrupt 40 facility described above; the host also should remove in sequence from the response ring as many responses as it finds there.

## **Data Transmission**

Data transmission details are controller-dependent. There are certain generic characteristics, however.

Data transfer commands are assumed to contain buffer descriptors and byte or word counts. The buffers serve as sources or sinks for the actual data transfers, 50 or controller. Some of these may also arise while the which are effected by the port as non-processor (NPR or DMA) transfers under command-derived count control to or from the specified buffers. A buffer descriptor begins at the first word allocated for this purpose in the formats of higher-level commands. When used with the 55 10-0. UNIBUS interconnection, the port employs a twoword buffer descriptor format as illustrated in FIG. 10. As shown wherein, the bits in the low-order buffer address 292 are message-dependent. The bits labelled "U" (294, 296) in the high-order portion 298 of the 60 buffer descriptor are the high-order bits of an 18-bit UNIBUS address. The bits 300-306, labelled "Q", are usable as an extension to the high-order UNIBUS address, and are zero for UNIBUS systems.

Repeated access to host memory locations must be 65 allowed for both read and write operations, in random sequence, if the interfaces are to support higher-level protocol functions such as transfer restarts, compares,

and so forth. In systems with buffered bus adapters, which require a rigid sequencing this necessitates purging of the relevant adapter channel prior to changing from read to write, or vice versa, and prior to breaking an addressing sequence. Active cooperation of the host CPU is required for this action. The port signals its desire for an adapter channel purge, as indicated above under the heading "The Communications Area". The host performs the purge and writes zeroes to the SA

#### Transmission Errors

Four classes of transmission errors have been considered in the design of this interface: (1) failure to become bus master; (2) failure to become interrupt master; (3) bus data timeout error; and (4) bus parity error.

When the port (controller) attempts to access host memory, it must first become the "master" of bus 60. To deal cleanly with the possibility of this exercise failing, the port sets up a corresponding "last fail" response packet (see below) before actually requesting bus access. Bus access is then requested and if the port timer expires, the host will reinitialize the port/controller. The port will then report the error via the "last fail" response packet (assuming such packets were eneable during the reinitialization).

A failure to become interrupt master occurs whenever the port attempts to interrupt the host and an acknowledgement is not forthcoming. It is treated and 30 reported the same as a failure to become bus master, although the contents of its last fail response will, of course, be different.

Bus data timeout errors involve failure to complete the transfer of control or data messages. If the controller retires a transfer after it has failed once, and a second try also fails, then action is taken responsive to the detection of a persistent error. If the unsuccessful operation was a control transfer, the port writes a failure code into the SA register and then terminates the connection with the host. Naturally, the controller will have to be reinitialized. On the other hand, if the unsuccessful operation was a data transfer, the port/controller stays online to the host and the failure is reported to the host in the response packet for the involved operation. Bus 45 parity errors are handled the same as bus data timeout errors.

## Fatal Errors

Various fatal errors may be self-detected by the port controller is operating its attached peripheral device(s). In the event of a fatal error, the port sets in the SA register a one in its most significant bit, to indicate the existence of a fatal error, and a fatal error code in bits

## Interrupt Generation Rate

Under steady state conditions, at most one ring interrupt will be generated for each operation (i.e., command or response transmission). Under conditions of low I/O rate, this will be due to response ring transitions from empty to not-empty; with high I/O rate, it will be due to command ring transitions from full to not-full. If the operation rate fluctuates considerably, the ratio of interrupts to operations can be caused to decline from one-to-one. For example, an initially low but rising operation rate will eventually cause both the command and response rings to be partially occupied, at

10

which point interrupts will cease and will not resume until the command ring fills and begins to make full to not-full transitions. This point can be staved off by increasing the permissible depth of the command ring. Generally, the permissible depth of the response ring 5 will have to be increased also, since saturation of the response ring will eventually cause the controller to be unwilling to fetch additional commands. At that point, the command queue will saturate and each fetch will generate an interrupt.

Moreover, a full condition in either ring implies that the source of that ring's entries is temporarily choked off. Consequently, ring sizes should be large enough to keep the incidence of full rings small. For the command ring, the optimal size depends on the latency in the 15 polling of the ring by the controller. For the response ring, the optimal size is a function of the latency in the ring-emptying software.

## Initialization

A special initialization procedure serves to (1) identify the parameters of the host-resident communications region to the port; (2) provide a confidence check on port/controller integrity; and (3) bring the port/controller online to the host.

The initialization process starts with a "hard" initialization during which the port/controller runs some preliminary diagnostics. Upon successful completion of those diagnostics, there is a four step procedure which takes place. First, the host tells the controller the 30 lengths of the rings, whether initialization interrupts are to be armed (i.e., enabled) and the address(es) of the interrupt vector(s). The port/controller then runs a complete internal integrity check and signals either success or failure. Second, the controller echos the ring 35 lengths, and the host sends the low-order portion of the ringbase address and indicates whether the host is one which requires purge interrupts. Third, the controller sends an echo of the interrupt vector address(es) and the initialization interrupt arming signal. The host then 40 replies with the high-order portion of the ringbase address, along with a signal which conditionally triggers an immediate test of the polling and adapter purge functions of the port. Fourth, the port tests the ability of the input/output bus to perform nonprocessor (NPR) trans- 45 fers. If successful, the port zeroes the entire communications area and signals the host that initialization is complete. The port then awaits a signal from the host that the controller should begin normal operation.

At each step, the port informs the host of either suc- 50 cess or failure. Success leads to the next initialization step and failure causes a restart of the initialization sequence. The echoing of information to the host is used to check all bit positions in the transport mechanism and the IP and SA registers.

The SA register is heavily used during initialization. The detailed format and meaning of its contents depend on the initialization step involved and whether information is being read from or written into the register. When being read, certain aspects of the SA format are 60 constant and apply to all steps. This constant SA read format is indicated in FIG. 11. As seen there, the meaning of bits 15-11 of SA register 38 is constant but the interpretation of bits 10-0 varies. The S4-S1 bits, 316-310, are set separately by the port to indicate the 65 initialization step number which the port is ready to perform or is performing. The S1 bit 310 is set for initialization step 1; the S2 bit 312, for initialization step 2,

etc. If the host detects more than one of the S1-S4 bits 316-310 set at any time, it restarts the initialization of the port/controller; the second time this happens, the port-/controller is presumed to be malfunctioning. The SA register's most significant bit 318, labelled ER, normally is zero; if it takes on the value of 1, then either a port-/controllerbased diagnostic test has failed, or there has been a fatal error. In the event of such a failure or error, bits 10-0 comprise a field 320 into which an error code is written; the error code may be either port-generic or controller-dependent. Consequently, the host can determine not only the nature of an error but also the step of the initialization during which it occurred. If no step bit is set but ER = 1, a fatal error was detected during hard initialization, prior to the start of initialization step 1.

The occurrence of an initialization error causes the port driver to retry the initialization sequence at least once.

Reference will now be made to FIGS. 12A-12D. 20 wherein the details of the initialization process are illustrated.

The host begins the initialization sequence either by performing a hard initialization of the controller (this is done either by issuing a bus initialization (INIT) command (Step 322) or by writing zeroes to the IP register. 25 The port guarantees that the host reads zeroes in the SA register on the next bus cycle. The controller, upon sensing the initialization order, runs a predetermined set of diagnostic routines intended to ensure the minimum integrity necessary to rely on the rest of the sequence. (Step 324.) Initialization then sequences through the four above-listed steps.

At the beginning of each initialization step n, the port clears bit  $S_{n-1}$  before setting bit  $S_n$ ; thus, the host will never see bits  $S_{n-1}$  and  $S_n$  set simultaneously. From the viewpoint of the host, step n begins when reading the SA register results in the transition of bit  $S_n$  from 0 to 1. Each step ends when the next step begins, and an interrupt may accompany the step change if interrupts are enabled.

Each of initialization steps 1-3 is timed and if any of those steps fails to complete within the alloted time, that situation is treated as a host-detected fatal error. By contrast, there is no explicit signal for the completion of initialization step 4; rather, the host observes either that controller operation has begun or that a higher-level protocol-dependent timer has expired.

The controller starts initialization step 1 by writing to the SA register 38 the pattern indicated in FIG. 12A. (Step 326.) Bits 338-332 are controller-dependent. The "NV" bit, 332, indicates whether the port supports a host-settable interrupt vector address; a bit value of 1 provides a negative answer. The "QB" bit, 330, indicates whether the port supports a 22-bit host bus address; a 1 indicates an affirmative answer. The "DI", bit 55 328, indicates whether the port implements enhanced diagnostics, such as wrap-around, purge and poll test; an affirmative answer is indicated by a bit value of 1.

The host senses the setting of bit 310, the S1 bit, and reads the SA register. (Step 334.) It then responds by writing into the SA register the pattern shown in step 336. The most significant bit 338 in the SA register 38 is set to a 1, to guarantee that the port does not interpret the pattern as a host "adapter purge ccomplete" response (after a spontaneous reinitialization). The WR bit, 340, indicates whether the port should enter a diagnostic wrap mode wherein it will echo messages sent to it; a bit value of 1 will cause the port to enter that mode.

The port will ignore the WR bit if DI=0 at the beginning of initialization step 1. Field 342, commprising bits 13-11 and labelled "C RNG LNG," indicates the number of entries or slots in the command ring, expressed as a power of 2. Similarly, field 344, comprising bits 10-8 and labelled "R RNG LNG", represents the number of response ring slots, also expressed as a power of 2. Bit 346, the number 7 bit in the register, labelled "IE". indicates whether the host is arming interrupts at the completion of each of steps 1-3. An affirmative answer 10 is indicated by a 1. Finally, field 348, comprising register bits 6-0, labelled "INT Vector", contains the address of the vector to which all interrupts will be directed, divided by 4. If this address is 0, then port interrupts will not be generated under any circumstances. If this 15 field is non-zero the controller will generate initialization interrupts (if IE is set) and purge interrupts (if PI is set), and ring transition interrupts depending on the FLAG bit setting of the ring entry causing the transition.

The port/controller reads the SA register after it has been written by the host and then begins to run its full integrity check diagnostics; when finished, it conditionally interrupts the host as described above. (Step 350.)

This completes step 1 of the initalization process. 25 Next, the controller writes a pattern to the SA register as indicated in FIG. 12B. (Step 352.) As shown there, bits 7-0 of the SA register echo bits 15-8 in step 336. The response and command ring lengths are echoed in fields 354 and 356, respectively; bit 358 echoes the host's WR 30 bit and bit 360 echoes the host's bit 15. The port type is indicated in field 362, register bits 10-8, and bit 12 is set to a 1 to indicate the beginning of step 2.

The host reads the SA register and validates the echo when it sees bit S2 change state. (Step 364.) If every- 35 thing matches up, the host then responds by writing into the SA register the pattern indicated in step 366. Field 368, comprising SA register bits 15-1, labelled "ringbase lo addres", represents the low-order portion of the address of the word [ringbase + 0] in the communications 40 area. While this is a 16-bit byte address, its lowest order bit is 0, implicitly. The lowest order bit of the SA register, 370, indicated as "PI", when set equal to 1, means that the host is requesting adapter purge interrupts.

The controller reads the low ringbase address (Step 45 372) and then writes into the SA register the pattern indicated in step 374, which starts initialization step 3 by causing bit 376, the S3 bit, to undergo a transition from 0 to 1. The interrupt vector field 348 and interrupt enabling bit 346 from step 336 are echoed in SA register 50 interrupt request. Instead, if interrupts were enabled, bits 7-0.

Next, the host reads the SA register and validates the echo: if the echo did not operate properly, an error is signalled. (Step 378). Assuming the echo was valid, the host then writes to the SA register the pattern indicated 55 in step 380. Bit 382, the most significant bit, labelled "PP", is written with an indication of whether the host is requesting execution of "purge" and "poll" tests (described elsewhere); an affirmative answer is signaled by a 1. The port will ignore the PP bit if the DI bit 328 was 60 zero at the beginning of step 1. The "ringbase hi address" field 384, comprising SA register bits 14-0, is the high-order portion of the address [ringbase+0].

The port then reads the SA register; if the PP bit has been set, the port writes zeroes into the SA register, to 65 signal its readiness for the test. (Step 386.) The host detects that action and itself writes zeroes (or anything else) to the SA register, to simulate a "purge com-

pleted" host action. (Step 388.) After the port verifies that the host has written to the SA register (Step 390.). the host reads, and then disregards, the IP register. (Step 392.) This simulates a "start polling" command from the host to the port. The port verifies that the IP register was read, step 394, before the sequence continues. The host is given a predetermined time from the time the SA register was first written during initialization step 3 within which to complete these actions. (Step 396) If it fails to do so, initialization stops. The host may then restart the initialization sequence from the beginning.

Upon successful completion of intialization step 3, the transition to intialization step 4 is effectuated when the controller writes to the SA register the pattern indicated in step 398. Field 400, comprising bits 7-0 of the SA register, contains the version number of the port-/controller microcode. In a microprogrammed controller, the functionality of the controller can be altered by 20 changing the programming. It is therefore important that the functionality of the host and controller be compatible. The system designer can equip the host with the ability to recognize which versions of the controller microcode are compatible with the host and which are not. Therefore, the host checks the controller microcode version in field 400 and confirms that the level of functionality is appropriate to that particular host. (Step 402.) The host responds by writing into the SA register the pattern indicated in step 404. It is read by the controller in step 405 and 406 and the operational microcode is then started.

The "burst" field in bits 7-2 of the SA register is one less than the maximum number of longwords the host is willing to allow per NPR (nonprocessor involved) transfer. The port uses a default burst count if this field is zero. The values of both the default and the maximum the port will accept are controller-dependent. If the "LF" bit 408 is set equal to 1, that indicates that the host wants a "last fail" response packet when initialization is completed. The state of the LF bit 408 does not have any effect on the enabling/disabling of unsolicited responses. The meaning of "last fail" is explained below. The "GO" bit 410 indicates whether the controller should enter its functional microcode as soon as initialization completes. If GO=0, when initialization completes, the port will continue to read the SA register until the host forces bit 0 of that register to make the transition from 0 to 1.

At the end of initialization step 4, there is no explicit the next interrupt will be due to a ring transition or to an adapter purge request.

#### Diagnostic Wrap Mode

Diagnostic Wrap Mode (DWM) provides host-based diagnostics with the means for the lowest levels of hostcontroller communication via the port. In DWM, the port attempts to echo in the SA register 38 any data written to that register by the host. DWM is a special path through initialization step 1; initialization steps 2-4 are suppressed and the port/controller is left disconnected from the host. A hard initialization terminates DWM and, if the results of DWM are satisfactory, it is then bypassed on the next initialization sequence.

#### Last Fail

"Last fail" is the name given to a unique response packet which is sent if the port/controller detected an error during a previous "run" and the LF bit 405 was set in step 404 of the current initialization sequence. It is sent when initialization completes. The format of this packet is indicated in FIG. 3. The packet starts with 64 bits of zeros in a pair of 32 bit words 420. Next there is 5a 32 bit word 422 consisting of a lower-order byte 422A and a higher-order byte 422B, each of which has a unique numerical contents. Word 422 is followed by a double word 424 which contains a controller identifier. The packet is concluded by a single word 426. The  $^{10}$ higher-order byte 426A of word 426 contains an error code. The lower half of word 426 is broken into a pair of 8 bit fields 426B and 426C. Field 426B contains the controller's hardware revision number. Field 426C contains the controller's software, firmware or microcode revision number.

Submitted as Appendix A hereto is a listing of a disk class and port driver which runs under the VMS operating system of Digital Equipment Corp. on a VAX-11/780 computer system, and which is compatible with a secondary storage subsystem according to the present invention.

## Recap

It should be apparent from the foregoing description that the present invention provides a versatile and powerful interface between host computers and peripheral devices, particularly secondary mass storage subsystems. This interface supports asynchronous packet type 30 command and response exchanges, while obviating the need for a hardware-interlocked bus and greatly reducing the interrupt load on the host processor. The efficiency of both input/output and processor operation are thereby enhanced. 35

A pair of registers in the controller are used to transfer certain status, command and parametric information between the peripheral controller and host. These registers are exercised heavily during a four step initialization process. The meanings of the bits of these registers change according to the step involved. By the completion of the initialization sequence, every bit of the two registers has been checked and its proper operation confirmed. Also, necessary parametric information has been exchanged (such as ring lenths) to allow the host and controller to communicate commands and responses.

Although the host-peripheral communications interface of the invention comprises a port which, effectively, is controller-based, it nevertheless is largely localized at the host. Host-side port elements include: the command and response rings; the ring transition indicators; and, if employed, bus adapter purge control. At the controller, the port elements include: command and response buffers, host command and response ring pointers, and the SA and IP registers.

Having thus described the present invention, it will now be apparent that various alterations, modifications and improvements will readily occur to those skilled in the art. This disclosure is intended to embrace such obvious alterations, modifications and improvements; it is exemplary, and not limiting. This invention is limited only as required by the claims which follow the Appendix.

## APPENDIX

Notes:

25

- 1. The mass storage controllers is referred to in this Appendix as "UDA"; thus, the IP register will appear as UDAIP, for example.
- 2. The term "MSCP" in this Appendix refers to the high-level I/O communication protocol.

.SBITL	External	and	Local	Symbol	Pefinitions

	.PAGF																		
;;;	Define System	Sympols																	
	SCRHDER SDDEDER SDDIDER SIDEDER SICEDER SUCEDER SVECDER SVECDER	-		* * * * * *	Cna Dev Dri Int Uni Int	ice ver eru Re t C		at× rol Da est tro	log ta P	loc B aci Blo	ck ahl loc ket ock	ŪĒ e k U Ū	f s e D f f D f f f f s f f s	ts se et et					
	SIPLDEF SIDDEF SSSDEF SVADEF			; ;	Har I/O Sys Vir	Fu Len	inc S	tic tat	n Lus	Cod	de s o de	5			ini	tio	n s		
	++ The following are the deter	symbols mining fa	are place ctor for	e di ni	ne: ume;	re rou	fo IS	r c sym	141	ck 1 V	re /al	fei ue:	ren s d	ce ef	. T ine	hes d b	e va elow	lues •	
	SCP\$N_EXPONENT SCP\$K_RINGS12E			3 (	of 1	rin	a	abd	D	dC+	(et	e	ntr	16:	5			ម្មារមា es	ber
;;;;	++ Local Symboli	c Offsets																	
;	Define Device	J/O Page	Register	r s															
	SDEFINI DEF UDAIP DEF UDASA SDEFEND	•BLKW	1	;	Inii Stai	tia tus	11 ,	zat Add	io re	n a 55,	ind 5	Po V I	511 4.	in: Pui	j k	egi AC	ster K Fe	giste	r

23

# Define unit specific fields and sizes for UCBs SDEFINI UCB SDEFINI -=UCBSW\_EKRCNI+2 UCBSK\_CLN\_SIZE=. -=UCBSW\_PCR+2 UCBSK\_SIZE=. # Size of Clone UCB ; Size of garden variety disk UCB SDEFEND UCP # Define Generic/Transfer MSCP Command Packet offsets with internal header
# and trailer buffers SUEFINI PHT CPKESL\_POFL CPKESL\_POBL CPKES\*\_PKI\_LFN CPKES\*\_VCID SDEF SDEF 3 MSCP Pkt queue forward link 3 MSCP Pkt queue backward link 3 Packet Length descriptor 4 Virtual Circuit I.D. .BLKL 1 1 1 1 BLKL BLKW link SDEF BUNW MSCP\$K\_PK1\_HDk =.-CPKE\$L\_POFL ; Define size of packet header ; Command Reference Number ; Unit Number ; Unit Number ; Reserved word ; Op Coue ; Reserved tote ; Command Modifiers ; Transfer byte Count ; Buffer Descriptor (1% bits for use) ; Unmused portion of Buffer descriptor ; Logical Block Number ; Software words ; Generic Packet Farameters Area ; Define size of generic MSLP Packet MSCHSL\_CMD\_RRF MSCPSM\_UNIT SDEF .BLKL 1 SDEF BLINW 1 BLKW 1 SDEF MSCP\$B\_UPCPDE MSCPSW\_MODIFIER BLAN MSCPSL\_BYTF\_CNT BLAL MSCPSL\_BUFFER BLAL 1 SDEF SUEF SUFF 121 BLAL SUEF MOCHSULLBN . BI K.U SUEF MSCPSL\_SF1\_#DS BUKL MSCPSK\_PKISIZE = - MacpsL\_CMULKEE t Define Driver Dependent Packet Trailer Ufisets SUEF CPHESLERTAGP RESPSESTER = . CMDESKESTER = . SUEFEND PAT 1 ; Pointer to associated rinu entr ; Define size of internal response wacket ; Define size of internal command backet . DI NL 1 # Define Command Packet List Entry Offsets SDFFINI PAL CPRESL\_CMU\_RFF .BLKL CPRESN\_MAPPEG .PLAM CPRESN\_MAPPEG .BLAM CPRESD\_UAIAPAIH .BLAM CPRESL\_USEFREF .BLAL : Command packet Reference Wigner ; Number of 1st HoA Man Penister ; Numper of Man redisters allocated SDEF 1 SDFF SDEF i ; UsA Databath Wimber i ; UsA Databath Wimber i ; User supplied reference number <MSCPSK\_PhTSI4F = 4> ; Remainder of MSCr prt ; Command List entry size SDEF SDEF BLKU BLKA CPKESK\_SJZF = . SDEFEND PKL CPKE\$K\_LIST\_DEN = 12 ; Current static Command Limit List Size by entries ; Define offsets in system buffer used by driver and UDA SDEFINI CC RESUSL\_FLINK RESUSL\_BLINK SLEE SDEE .BLKL ; Response ring/pkt que listhead 1 BLIKL BLIKL : Buffer descriptor
; Command ring/pkt gue listnead 1 SDEF CMDQSL\_FLINK BLKL CMDUSL\_HLINK INTPSL\_FLINK INTPSL\_BLINK BLKL BLKL SDEF SDEF ; Internal packet wait que listhead BLKL BLKB SUEF J ; Unused, should be zero J ; UbA Channel for purge J ; Command Interupt Flag J ; Command Interupt Flag J ; Top of Response Ring Structures MSCPSK\_RINGSIZE J TOP of Commans Ring Structures MSCPSK\_RINGSIZE CMD\$B\_PURGE CMD\$W\_INTK RES\$W\_INTR BDEF BLKB BLKW BLKW SDEF \$DEF PESK\$L\_TOP .BLKL \$ DEF CMDRSL\_TOP .BLKL CHERENCE LINGS12E TOD Of Response packets CRESPSK\_SIZE\*MSCPSK\_RINGS1ZE> TOD OF Command packets CCMDPSK\_SIZE\*MSCPSK\_RINGS1ZE> T Clone UCP UCBSK CLN CT2+ \$DEF RESP\$L\_TOP .BLKB \$DEF CMDP\$L\_TOP .BLKB UCBSK\_CLN\_SIZE **SDEF** UCBS\_CLUNE .BLKB SDEE ACTSL\_CMD\_LIST TBUFSK\_SIZE =, .BLKR SUFFEND CC # Define Local Data Structure offsets SDEFINI DU UDASL\_BUFIOP UDASL\_CLONFUCB UDASL\_UCB\_ZEPU UDASL\_INTPOUF UDASL\_INTPOUF UDASL\_INTILEFM UDASW\_INIILEFM UDASW\_SIEP\_EPM UDASW\_MAPKFG UDASR\_NUMKEG ; Top address of system buffer ; Address of clone UCB ; Address of UCB 0 ; Address of internal queue listheap ; Address of Active Command Packet Lis" ; Init errol reason flags ; Init ster error word ; Mapping register of system buffer ; Number of mapping registers ; Datapath = 0 SDEF .BLKL SDEF SDEF BLKL 1 BLKL SDEF SDEF SDEF 1 BLKW SDFF 1 SUE! BLKW BLKP 1 SDEF

BLKR

1

26

25 UDASW\_BUFF UDASW\_REF\_NUM UDASW\_FLAGS SVIELD\_UDA, 0 SDEE SDEF SDEF UDASK\_SIZE = SDEFEND DU r Size of data structures requires ; Abort and Get Command Status Command Packet specific Offset SDEFINI FF =MSCPsw\_MODIFLEP+2 : Offset (12) SDEF MSCPSL\_OUL\_RFF .BLKL 1 : Outstanding Reference Number SDEFEND FF ŠVEF ; Online and Set Unit Characteristics Command Packet specific Offsets SUEFINI GG .=MSCP\$W\_MODIFIER+4 ; Nffset (14) ; Unit Flags ; Host Identifier ; Reserved .BLKW 1 BLKL BLKL MSCPSL\_ERRLG\_FL BLKL BLKW 12 # Error Log Flags # Snadow Unit # Cory Speed SDEF 1 MSCPSW\_COPY\_SPD .BLKW SDEFEND GG i SUEF # Replace Command Packet specific offset SLEFINT HH =MSCPSw\_MOLIFIER+2 DEF MSCPSL\_KHN SDEFEND HH ; Offset (12) 1 ; Peplacement Block Number SDEF .BLKL # Set Controller Characteristics Command packet Specific Uffsets SDEFINI SDEFINITI =MSCPSw\_MODJFIEP+2 DDEF MSCPSw\_VERSION .BLNW SDEF MSCPSw\_CMT\_FLGS .HLNW SDEF MSCPSw\_LSI\_TMO .BLNW SDEF MSCPSw\_USL\_FRAC .BLNW SDEF MSCPSw\_IIMF .BUNL SDEFEND II SDEF SDEF SUEF ; Define Response packet Offsets - Null Lahel Arguments are same ; as those defined in the Generic/Transfer Command Packet Above ; Packet linkage long words ; Packet length & Virtual Circuit IF ; Command Reference Number ; Unit Number ; Reserved field ; Np Code (also called endcode) ; Flags field ; Status ; Bytes transfered count ; Peserven 3 long words ; First Ead Block ; Software words SDEFINI KK .BLKL BLKU BLKU BLKW BLKW ١ 1 1 1 .bLhs SDEF SDEF MSCPSn\_FLAGa 1 MSCPS#\_STATUS ՅԵՒԻ ԵԵՒԵ 1 BLKL MSCPSL\_FRGT\_BAT \_BLKL SUEE SDEFEND KK ; Get Command backet End Packet Offsets SDEFINILL =MSCPSL\_UUL\_REF+4 SDEF MSCPSA\_CMU\_STS .BIKW 1 SUEFEND LL ; Difset (1m) ; Command Status **S**DEF ; Get Unit Status End packet Specific Offsets SUEFTNT MM SUEFINI MM =MSCPSw\_MODIFIER+2 DEF MSCPSw\_MULT\_UNT .BLKW DEF MSCPSw\_UNT\_FLGS .BLKW DEF MSCPSw\_UNT\_FLGS .BLKW DEF MSCPSL\_HOST\_ID .BLKL DEF MSCPSL\_MEDIA\_ID .BLKL DEF MSCPSk\_SHUW\_UNT .BLKW ; Offset (12) ; Multi-Unit code ; Unit Flags ; Host identifier ; Unit identifier ; Media type identifier ; Snadow Unit SDEF SDEF SDEF 1 1 1 2 SDEF SDEF 1 SDEF

4,449,182 27 28 WSCPSW\_SHUW\_S'IS .BLK\* MSCPSW\_TPACK BLKW MSCPS\*\_GROUP .BLKW MSCPS\*\_GROUP .BLKW SDEF SDEF SDFF ; Shadow Status ; Track Size ; Group Size ; Cylinuer Size ; Reserved ; RCT Table Size 1 **S**DEE î MSCHSW\_RCI\_SIZF .BLKW SDEF 1 SUFF MSCESD\_REAS BLAD MSCESD\_RCI\_CEIS BLAD SUFFEND MM ; HBNS / ITa ; RCT Conies / ITACK SLEF 3 Online & Set Unit Characteristics Fnd Packet specific offsets SUFFILT N. SDEFINI NA SDEFINI NA SDEF MSCPSL\_UMI\_SIZF BIKA SDEF MSCPSL\_UMI\_SIZF BIKA SDEF MSCPSL\_VOL\_SFR BUKL SUFFEND NA ; Nffset (30) : Unit Size ; Volume Serial Number SDEF 1 SDEF Ĩ ; Set Controller Characteristics Eng packet Specific Ufisets SUFFINE OC SDFF WIGS+2 SDFF WSCPS\*\_CNI\_FLGS+2 SDFF WSCPS\*\_CNI\_FMU BLKW SDEF WSCPS\*\_CNI\_FMU BLKW SDEF WSCPSU\_CNI\_ID BLKW SDEFEND OD # Oifset (16)
# Controller Timeout
# Controller Commana Limit
# Controller L.D. 1 ; ++ ; Local sympol definitions DEVICE\_1PL FUPA\_1PL LUOP-LIMII = 21 = 8 = ^X<FAd> = ^D<270> ; Pevice IPL ; Fork IPL ; Step 1 Maximum wait time for response ; Primary Interupt vector INTRLVEC ; Define Initialization Sequence UDASA bit flags ; Step 4 indicator mask ; Step 3 indicator mask ; Step 2 indicator mask ; Step 1 indicator mask ; Initialization sequence interupt enable ; Enable fatal error interupt flag ; Request previous failure log message packet ; Fnable previous failure log message packet ; Fnable previous failure log message packet = ^X4000 = ^X2000 = ^X1000 = ^X800 = ^X80 = 4 INIT\_M\_STEP4 INIT\_M\_STEP3 INIT\_M\_STEP3 INIT\_M\_STEP1 INIT\_M\_INTI INIT\_M\_INTF = 4 = 2 = 1 = 1 INII\_M\_LFAIL INII\_M\_PURGE INII\_M\_GO = \*XF = \*XF = \*XF = \*XC = \*XB ; Initialization Error ; Step 4 indicator bit ; Step 3 indicator nit ; Step 2 indicator bit ; Step 1 indicator bit INIT\_V\_ERKOR INIT\_V\_STEP4 INIT\_V\_STEP3 INIT\_V\_STEP2 INIT\_V\_STEP1 ; Initialization Sequence Step word formats STEP\_1\_wRITE = <1@15>!<MSCPsK\_EXPONENT@11>!<MSCPsK\_EXPONENT@R>!INIT\_M\_INTI!<T+J STEF\_2\_KEAD = INIT\_M\_STEP2!<1@7>!<MSCPsK\_EXPONENT@3>!MSCPsK\_EXPONENT STEP\_3\_KEAD = INIT\_M\_STEP3!INIT\_M\_INTI!<INTK\_VEC/4> ; Command and Message Ring Control Flags  $\begin{array}{l} UDA_M_OWN &= 1031\\ UDA_M_FLAG &= 1030\\ UDA_V_UWN &= 7X1F\\ UDA_V_FLAG &= 7X1F \end{array}$ ; Own flag mask ; Buffer control tlag mask # Own flag vector
# Buffer control rlag vector ; Direct MSCP Packet I/U Function Codes IDS\_MSCP\_PKI = 10s\_NOP ; Control Packet Opcodes Command Opcode rits 3 thru 5 indicate the command class; 000 immediate Commands 001 Sequential Commands 010 Non-sequential commands that do not include a puffer descriptor 011 Maintenance Commands that include a buffer descriptor End packet Opcodes (also called Endcodes) are formed by adding the end pac flag (200 octal) to the corresponding command packets Opcode. Ar unkn command End packet contains just the flag in the packet's Opcode field. pack ; UD1, X01 ; U20, X10 ; U10, X08 ; O21, X11 ; U40, X11 ; U40, X12 ; U22, X12 ; U23, X12 ; U03, X03 ; U11, X09 ABORT Command ACCESS Command AVAILABLE Command CUMPARE CUNIROLLER DAIA Command CUMPARE HUST DAIA Command FRASE Command FLUSH Command GET CUMMAND SIATUS Command GET HNII STATUS Command DRLINE Command ·ŭ1ī.

.

29

30

JU READ Command REPLACE Command SET CUNIRULLER CHARACIERISTICS Command SET UNII CHARACIERISTICS Command MRITE Command END PACHEL FLAG SERIOUS EXCEPTION END PACHEL AVALUABLE Attention Message DUPLICATE UNIT NUMBLE Attention Message ACCESS PATH Attention Message MSCPSK\_UP\_RLAD = 33 MSCPSK\_UP\_REPLC = 20 MSCPSK\_UP\_STCON = 4 MSCPSK\_UP\_STUNT = 10 MSCPSK\_UP\_WRITE = 31 MSCPSK\_UP\_END = 12R MSCPSK\_UP\_SERLX = 7 MSCPSK\_UP\_SERLX = 7 MSCPSK\_UP\_DVPUM = 65 MSCPSK\_UP\_ACPIH = 66 , 041, X21 , 024, X14 , 012, X04 , 012, X04 , 042, X22 , 0200, X80 , 07, X7 , 0100, X40 , 0101, X41 , 0102, X42 MSCP\$M\_UP\_END MSCP\$V\_UP\_END MSCP\$M\_UP\_A1TN MSCP\$V\_UP\_ATTN = 7 = 7 = 1,40 ; End Packet Hask ; End Packet Hit Flag ; Attention Message Command Hask ; Attention Message Command Hit Ξ 6 MSCPSV\_UP\_READ = 0 MSCPSV\_UP\_XFER = 5 # Read command bit flag
# Pata Transfer type MSCP Opcode bit # End Packet Flags (mask values) MSCPSM\_EF\_BBLKR = ^X80 MSCPSM\_EF\_BBLKU = ^X40 MSCPSM\_EF\_FRLOG = ^X70 MSCPSM\_EF\_SEREX = ^X10 ; Bad Block Reported ; Bad Block Unreported ; Error Log generated ; Serious exception ; End Packet Flags (vector values) MSCPSV\_EF\_BBLKP = 7 MSCPSV\_EF\_BBLKH = 6 MSCPSV\_EF\_ERLUG = 5 MSCPSV\_EF\_SEREX = 4 # Bad Block Reported
# Bad Block Unreported ; Error Lon generated ; Serious exception # Controller Flags (mask values) F Enable Available Attention Messages F Fnable miscellaneous Error Log Messages Enable other nost's Error Log Messages Enable this nost's Error Log Messages Shajowing 576 Byte Sectors MSCPSM\_CF\_AVAIN = ^X80 MSCPSM\_CF\_MISC = ^X40 MSCPSM\_CF\_NIHER = ^X20 MSCPSM\_CF\_THIS = ^X10 MSCPSM\_CF\_SHAUW = 2 MSCPSM\_CF\_576 = 1 # Controller Flags (mask values) MSCPSV\_CF\_AVATN = 7 MSCPSV\_CF\_MISC = 6 MSCPSV\_CF\_DIHLE = 5 MSCPSV\_CF\_DIHLE = 4 MSCPSV\_CF\_THIS = 4 MSCPSV\_CF\_SHADW = 1 # Enable Available Attention Messages # Enable miscellaneous Error Log Messages # Enable other host's Error Log Messages # Enable this host's Error Log Messages # Shadowing # 576 Byte Sectors MSCPSV\_CF\_576 = 0 ; Status and Event Codes MSCPSM\_ST\_MASK = ^X1F MSCPSV\_ST\_MASK = 0 MSCPSS\_ST\_MASK = 5 ; Status / Event code mask ; Status / Event code (start of field) ; Status / Event code (field size) MSCPSA\_ST\_SBCUD = ^X70 MSCPSA\_ST\_SUCC = 0 MSCPSA\_ST\_TCMD = 1 MSCPSA\_ST\_ABRTD = 2 MSCPSA\_ST\_ABRTD = 2 MSCPSA\_ST\_ABFLN = 3 MSCPSA\_ST\_AVLEN = 4 MSCPSA\_ST\_AVLEN = 4 MSCPSA\_ST\_AVLEN = 6 MSCPSA\_ST\_ATAT = 8 MSCPSA\_ST\_COMP = 7 MSCPSA\_ST\_COMP = 7 MSCPSA\_ST\_CATA = 8 MSCPSA\_ST\_CATA = 8 MSCPSA\_ST\_CATA = 8 MSCPSA\_ST\_CATA = 4 MSCPSA\_ST\_CATA = 8 MSCPSA\_ST\_CATA = sub-code multiplier subccess Invalid Command f Command Aported f Unit Off-Line f Unit Off-Line f Unit Available f Vedia Format Error f write Protected f Compare Frror f Data Error f Host buffer access error f Ontroller Error f Drive Error f Message from an internal diagnostic ; Define uTu Parameters (AP) offsets # First GIO Parameter P1 = 0 P2 = 4 P3 = 6/ First Giu Parameter
/ Second Wild Parameter
/ Third Gin Parameter
/ Fourth Giu Parameter
/ Sixth Gio Parameter P4 = 12 P5 = 16 P6 = 20.SBITL Tables .PAGE Driver Proloque Table ? Define Driver Prolog Table ? End of Driver ? Unious Adapter Type DPTAB END=UDA\_FND,-ADAPTER=UBA;-FLAUSED,-FLAUSED,-UCRSIZE=UCHSK\_SIZE,-UCRSIZE=UCHSK\_SIZE,-UNDUAD=UDA\_UNLOAD,-NAME=DHDRIVEP DFT\_SIGKE THIT DFT\_SIGKE DUP,DDRSU\_ACPU,L,<^ANFIL> FOR SUBURANCE INFE

```
4.449.182
```

31 PPT\_STORE END f Driver Dispatch Table DUTER > Device Name
> Start 1/0 routine
> No Secondary Level Interupt
> Function Decision Table
> Cancel I/0
> Fror Longing Routine
> Diag Butr byte length
> Size of error buffer DJ -UDA\_SIARTIO,-UDA\_FUNCTABLE,-8.2 õ #SCPSK\_PKTSIZE+12,-# Internal data structures UDASL\_INTERNAL: .BLKB HDASK\_SIZE .SBITL .PAGE UDA Function Decision Table Driver Function Decision Table CTABLE: FUNCTAF -- ; Ledal Function Masks CODE -- ; Direct MSCP Packet Function INITIALIZE,- ; UnA and units initialization contan-SELX.- ; Seek SELX.- ; Seek SELX.- ; Seek Mode SETMUDE,- ; Seek Mode SETMUDE,- ; Set Mode SETMUDE,- ; Set Mode SETMURE,- ; Read Logical Block HEADLALK.- ; Read Logical Block HEADLALK.- ; Read Virtual Block HEADLALK.- ; Read Virtual Block ACCESS.- ; ACCESS file And/or directory entry ACCESS.- ; ACCESS file And/or directory UFACTESS.- ; Delete file And/or directory HEADLALK.- ; Prite Volume HEADLALK.- ; Prite Power for a function CREATF.- ; Delete file And/or directory HEADLALK.- ; File And/or directory DFACCESS.- ; Delete file And/or directory HEADLALK.- ; File Contant HEADLALK.- ; File Contant SETMUDE,- ; Set Mode; ; ACCESS.- ; Delete file And/or directory HEATFAD.- ; Hount Volume HEADLALK.- ; Sense Characteristics SETSELUALK.- ; Sense Characteristics SETMUDE,- ; Set Mode SETMUDE,- ; Set Mode SETMUDE,- ; Sense file diffectory entry ACCESS.- ; Delete file And/or directory HEATFAD.- ; Hount Volume HEADLALK.- ; Sense Characteristics SETMUDE,- ; Sense Characteristics ACCESS.- ; Delete file and/or directory DFACCESS.- ; Delete file and/or directory MOUNT,- ; Hount ACCESS file and/or directory HEATFAD.- ; Delete file and/or directory NEACESS.- ; Delete file and/or directory HEATF.- ; Delete file and/or directory UDA\_FUNCTABLE: FUNCTAF ,-KNOP,-INITIALIZE,-SEEK,-SEASECHAH,-SFNSEMUDE,-

4,449	9,182
33	34
READPBLK,- READVBLK,- SFEK,-	r Read Phýsical Block r Read Virtual Block r Seek
WRITÉRBUK,- WRITÉPBLK,-	e Write Locical Block E Write Physical Block
ACCESS	; writ⊕ Virtual Block 7 Access file and∕or dir≉ctory entry 7 ACP Control Function
CREAIE,- Deaccess	; Create file and/or directory ; Deaccess file
DELETE,- Modify,- Mouni,-	; Delete file and/or directory ; Modify file attributes ; Mount Volume
KEADHEAD, -	Read head
WRITEHEAD> Eunctab Uda_Edt_MSCP. <nop></nop>	
<pre></pre>	r Even byte count required functions ; Read Logical block ; Read Physical Block
READVBLK,- WRITELSLK,-	s Peag viřtual block s Write Locical Block
WPITEPSUK,- WRITEVSUK> FUNCTER UNA FOT BAVELY -	Write Physical block Write Virtual Block Pourical Kurayuast typelion
FUNCTAR UDA_FDT_PHYSIO,- <kfadprik,- #PITEPBLK&gt;</kfadprik,- 	Physical I/O request functions Physical Elock Write physical block No operation for current version
SREAUREAU <sub>2</sub> T	; No operation for current version ; Read Head ; Seek
WRITEHEAD,-	
FUNCTAB +ACPSREADBLK,- <readlblk,-< td=""><td>; ACP Read Functions ; Read Logical Bloci ; Read Physical Block</td></readlblk,-<>	; ACP Read Functions ; Read Logical Bloci ; Read Physical Block
READVBLKŠ	Read Virtual block ACP Write Functions
<writelblk,- WRITEPHLK,-</writelblk,- 	; Write Donical Block ; Write Physical Block ; Write Virtual Block
FUNCTAR +ACPSACCESS,- <access, cheate=""></access,>	ACP Access or create file/directory
FUNCTAB +ACPSDEACCESS, <ueaccess> Functab +ACPSDDDFY,= <acpcuntrdl,=< td=""><td></td></acpcuntrdl,=<></ueaccess>	
DFLFTE,- Modify>	
FUNCTAR +ACPSMDUNT, <mdunt> Functar +exessensemdde,-</mdunt>	Sense Characteristics
SENSEMUDES Functar +exesseichar,-	Sense Mode
	r Set Mode ; Set Characteristics
• SAITL FUI Routines • PAGE	
.ENABLE USP ; ++ ; Functional Description:	
Refer to specific FDT routines.	
Inputs: (common to all FDT routines)	
R3 = Address of IRP (1/0 Request R4 = Address of PCB (Process Cont F R5 = Adrress of UCB (Unit Control	trol block)
Ro = Address of CCB (Channel Cont R7 = Hit Number of the I/D Funct	trol Block) Ton Code
RS = Address of the FUT Table end AP = Address of the first function	trv for the specific FDF kourine on ependent Q10 Parameter
,	
UDA_FDT_TESTONL: MOVAR: UDASL_INTERNAL,K2 / BLRS UDASW_FLAGS(R2),105 /	Get address of internal structures Controller is presumeable online
MŪVL UDAŠWĪTNITĖRŘ(ŔŽ),R1 ; Ss: MUVZWL *SSS_SSFAIL,R0 ;	Load init error flags Set sub-system failure status
BKH 1105 105: MUVL UCBSL_CRP(R5),RU MUVL CKPSL_INTD+VECSL_IDB(R0),	Finisn 1/0 Get address of CR0 K0 : Get address of IDN
MUVL (RO) RO MUVZWL UDASA(PO),R1	Get address of CSR Test if UDA died since last J/O
	No Reset controller online and Finish T/D
155: BICW2 #UCBSM_BSY,UCBSW_STS(R5) 205: RSB;	; Clear unit husy to avoid a wait Return to EXESOID
.PAGE ; ++ ; ULA_FUT_BYTECHT	

1055:	-PYTECNT HBC MUVZWL JMP	**0,P2(AP),205 *855s_1V8HFLEN,P0 G^ExFsFlN15hT0	; Refurn if hyte count is even ; Set out byte count status ; Finish 1/0
; ++	•PAGE		
ULA_F	UT_MSCP		

UDA <sub>m</sub> FµT	MUVU DSR1 PSR1 FNP101 RUVU MOVU MOVU	#MSCPSK_PKT_STZF+12,R1 ; Lo #1PLS_STNCH ; Sy UDA_ALDNO:PAGED ; A1 Re PU,2155 ; In R2,IPPSL_MFDIA(R3) ; Lo P1(AP),R0 ; Ge	t address of user's MSCH pkt au length of an MSCH pkt + neader nch access to system data base locate a system buffer turn to previous IPL sufficient resources, abort 1/0 ad MSCP Packet puffer address in 1- t address of user's MSCH pkt
2005:	CLRU MOVU AUHLSS BBS	- (KO)[K1],12(R2)[R1] ; Co #MSCPSK_PKTSIZEd=3,K1,2005	ear index ny MSCP packet into hold puifer
204s: 205s:	<b>JMP</b> MUVL MUVL BLDL Pp5	MSCPSL_BYTE_CHT(R2),P2(AP) ; 204s ; It #MSCPSV_OP_READ,=	oad xfer address in T/O parameter 1  Load xfer byte count 's a UDA seek command
209s: 210s: 215s: 1 ++ ; UUA_F	JMP JMP JMP •PAGE UT_NOP	GTEXFSWRITF ; Pr GTEXFSWODIF: ; Pr	code is a read class command ocess direct 170 write ncess direct 170 read ort 170

UDA\_FUT\_NOP: MUVL JMP

.

S^#SSS\_NORMAL,PO G^EXESFINISHIOC

; Set normal return status ; Finish 1/0

```
; ++
; UDA_FDT_PHYSTO
; This routine is called when a physical 1/D request was received. The physical ; disk address in parameter 3 of the parameters list is converted to a logical ; block number, recognizable by the UDA. The algorithm for conversion is:
                               LoN = (cylinder * (sectors per track * tracks per cylinder))
+ (track * sectors per track)
+ sector
 ---
UDA_FUT_PHYSIC:
                                                             UChsB_StCTDRS(R5),R0 ; Develop LBNs/cylinder value
UCBSB_TRACKS(R5),K1
R0,K1 ; R1 = LBNs/cylinder, R0 = Sectors/track
#16,#16,P3(AP),K2 ; Get Divsical cylinder value
P2,R1 ; Hultiply cylinder by LBNs/cylinder
#5,#F,P3(AP),K2 ; Get Divsial track number
R0,R2 ; Multiply by sectors/track
R2,R1 ; Add sector/track to above
#0,#R,P3(AP),R2 ; Get Divsical Sector number
R2,R1 ; result 1s the equivalent LBN
R1,IRPSL_MEDIA(R3); Stuff in LBN area of IRP
#1RPSV_FCUDE,#IRPSS_FCDE,= ; Is this a read ?
IRPSW_FUNC(R3),#IDS_READPDLK
2103 ; Yes, goto EXFSMIDIFY
7095 ; Goto EXcS4R1TL
                                MUV2BL
MUV2BL
MULL2
FXTZV
MULL2
EXTZV
EXTZV
                                NULL2
ADDL2
EXTZV
                                AUDE2
Move
                                 CHPZV
                                REQL
                                BKB
.PAGE
     HUDA_FUT_INII
     Functional Description:
    This routine is called when a bard initialize of the UDA is requested. I
basically mimmics the functions of the SYSGEN process by loading the
appropriate registers with the values that SYSGEN would normally load. If
addition it disables all interupts and calls the primary level U'
initialization routine. Upon return to this FDT routine, original FD1 contex-
is restored, interupts are enabled back to ground 0, and the I/O request )
terminated.
 ;
```

37

UDA\_FUT\_INI1: DSBINT PUSHR #^M<R3,R4,R5,R6,Rd> : Disable all interupts #^M<R3,R4,R5,R6,Rd> : Save FDT Context "ICPSL\_CHR[R5],Rd : Get address of CR6 UCPSL\_DDR(R5),Rd : Load K6 with addr of DDb CR8SL\_INTU+VECSL\_IDB(RR),K5 : Get address of IDb (R5),R4 : Load C5H address of IDb (R5),R4 : Load C5H address in P4 UDB\_INTIIALIZE : I Go and init the UDA #^M<R3,R4,R5,K6,Rb> : Restore FDT context : Enable interupts UDA\_FDT\_NUP : Finish the I/U PUSH MUVL MUVL MUVL MUVL BSB 8 PUPK FNBINT BEB .DISABLE LSS .SHITL UDA\_STARTIO - UDA Start I/O routine ; ++ ; UDA\_STARTIO - UDA driver start I/J routine Inputs: Ri = Address of I/O Request packet R5 = Adgress of specified Unit Control Block Pegister assignments: P0 = Address of MSCP Packet R1 = Address of Internal data structures R2 = Address of Active MSCP Packet list entry P3 = Address of IkP or Internal Packet being service; R4 = General work Register P5 = Address of input gueue and fork block (clone) UCG P5 = General work Register 1 1 ; 2 R7 = Scratch R8 = Scratch ---.ENABLE LSB UDA\_SIAKTIO: UDASL\_INTERNAL,F1 UDASL\_CLONEUCH(K1),K2 UCBSL\_IUGEL(R2),R2 : Get address of internal buffer ; Get address of IAP queue HCm ; Get address of queue listhead ; Save internals buffer address ; Insert IAP in input queue ; Refrieve Internals buffer address MEVE RI G\*EXESINSERITRP PUSHL JŠ PUPL R 1 Reference Label for internal MSCP packet queueing to UDA e fork TPF Save registers Get address of clone UCB Get next empty Command packet Got one Rings are full, close out Get address of internal queue listbu Get address of internal queue listbu None there, try outside I/O request Clear index (RU)[Re] ; Copy packet to ring buffer UDA\_INTERNAL\_IO: PUSHR MUVL JSR BES #~#<R6, R7, R8> UDASL\_CLONFUCB(R1), R5 GET\_CMP\_PACKET #VASV\_SISTEM, R0, 65 55: 555 UDAST\_INTPOUE(R1),R3 P(F3),R4 BS PRW MOVL 6s: MUVL PLMUUL PVS CLRL MUVU AUBLSS MUVL RS PU 12(H4)[H9],MSCPSL\_CAD\_REF(RŪ)[R⊎] ; Copy packet to rinu buffer MSCPSK\_PhTSIZEa=3,R8,75 MSCPSL\_CMD\_KEF(H0),= ; Copy command reserve number into CPKESL\_CMD\_KEF(H0),= ; Active packet list entry MUDASA\_POUEL,UDASA\_FLAGS(R1) ; Set a packet was dueued ilar (CP)+ R4,R0 ; Get audress of temporary puffer UPA\_DEANONPAGED ; De=allocate system buffer UCA\_DEANONPAGED ; De=allocate system buffer UCASL\_DPCNT(R5) ; Account for queued 1/u in Clone UCP 55 Start again UCRSL\_IDOFL(R5),R4 ; Get address of IRP queue listnead (H4),H3 ; Get address of IRP to process ; Get address of associated UCP 7s: BISw2 JSB MUVL MUVL BSBN INCL BHB MUVAB CMPL BEQL MUVL 86: RU RU 12(R7)[RA],MSCPSL\_CMP\_REF(RU][RU] ; Copy packet to ring buffer 12(R7)[RA],MSCPSL\_CMP\_REF(RU]][RU] ; Copy packet to ring buffer 12(R7)[RU] ; CPKFUL ; Copy packet to ring buffer 12(R7)[RU] ; CPKFUL ; Copy packet to ring buffer 12(R7)[RU] ; CPKFUL ; Copy packet to ring buffer 12(R7)[RU] ; CPKFUL ; Copy packet to ring buffer 12(R7)[RU] ; CPKFUL ; Copy packet to ring buffer 12(R7)[RU] ; CPKFUL ; Copy packet to ring buffer 12(R7)[RU] ; CPKFUL ; Copy packet to ring buffer 12(R7)[RU] ; CPKFUL ; Copy packet to ring buffer 12(R7)[RU] ; CPKFUL ; Copy packet to ring buffer 12(R7)[RU] ; CPKFUL ; Copy packet to ring buffer 12(R7)[RU] ; CPKFUL ; Copy packet to ring buffer 12(R7)[RU] ; CPKFUL ; Copy packet to ring buffer 12(R7)[RU] ; CPKFUL ; Copy packet to ring buffer 12(R7)[RU] ; CPKFUL ; Copy packet to ring buffer 12(R7)[RU] ; CPKFUL ; Copy packet to ring buffer 12(R7)[RU] ; CPKFUL ; Copy packet to ring buffer 12(R7)[RU] ; CPKFUL ; Copy packet to ring buffer 12(R7)[RU] ; CPKFUL ; Copy packet to ring buffer 12(R7)[RU] ; CPKFUL ; Copy packet to ri IHPSL\_HCB(R3),RU IHPSW\_FUNC(R3) # Get address of associated NCP # Is this a direct ASCP parket 1/0 # No MOVE TSTW BREU MUVL CLRL MUVG 105: MUVü ADBLSS BES BSBw 405 405 405 BRA : Is this a seek packet byte count = 0
: No 115: ; No ; Yes, Uneue packet as is BREG #MSCPsk\_OP\_READ,R7 ; Assume a read function #IRPsv\_FCODE,#INPSS\_FCODE,= ; Is it really a read ? IRPsw\_FUNC(R3),#IUS\_READPDLK MOVE 15\$: CMPZV F Yes F Load a write op code F Load op code in command packet F Load LHW BEQL 205 205 #MSCPsK\_OP\_#RITE, K7 R7, MSCPSB\_OPCODE(K0) IKPSU\_MEDIA(R3),-MSCPSU\_LBN(K0) UCBSW\_UNIT(R6),-MSCPSW\_UNIT(R0) MUVE 205: MUVL # Load Unit Number of associated UCH MUVw

		39	40
	MGVZWL	IRPSW_PCNI(R3),= ; MSCPSL_BYTE_CHT(RU)	Load transfer byte count
25\$:	BEOL PUSHR Huvg JSB	405 #^M <r0,r1,p2,r4> IKP\$L_SVAPTE(R3),UCHSU_SV</r0,r1,p2,r4>	No pyle count, seek only Save registers from destruction (APIE(R5); Load xfer parameters in UCS); Request a buffered data math
	ALAC JSA	PU, 305 GATUCSALDUBAMAP	: Noné available Allocare UBA mapping registers
	PLBS JSB	RO,355 G^TOCSRELDATAP	Good return Release buffered data path Restore registers
305: 315:	9096 TSTL PKP	(SP)+ (	t Clear return address to queue cmg pat
358:	154 154 2024	G^IUCSLUADUBAMAP #^M <r0,r1,p2,r4></r0,r1,p2,r4>	Clean up and leave ; Load UBA mapping registers ; Restore registers
	MOVL MOVL	UCBSL_CKB(P5),R7 CKBSL_INTD+VECSw_MAPREG(	; Get address of CRH R7),- ; Save UBA Mapping context
	MOVZWL	CPKESW_MAPREG(R2) THREW BOFF(H3),48	; in active packet bist Entry : Kundge up wher address for UDA
	INSV INSV	CRBSL_INTD+VECS4_MAPREG() CRBSL_INTD+VECS6_DATAPAT	R7),#9,#9,R8 ; Load map register num H(R7),#24,#8,K8 ; Load Data Path Stuff in MSCP command packet
405;	MOVL MUVL MUVL	R3.MSCPSL_CMD_REFIRUT	; Load IRP address as reference number ; in MSCP Packet and List Entry
	JSB TSTA		; Queue packet to UDA ; Was this a girect MSCP 1/0
	BNE. MOVL	45\$ Ikpsl_Media(R3),Ru	; No ; Get address of temporary buffer
458:	BSAW BISW2	#UDASM_PQUED.UDASM_FLAGS	; De-allocate system buffer (ki) ; Set a packet was queueg flag : Account for queueg L/u in Clope UCB
50\$:	INCL Remoue Rege	A(R4),R3	FACCOUNT for queued I/U in Clone NCB F Remove IRP from input queue F None left, prepare to leave
556:	BRW	55	Process next IRP Pestore registers
	55111 8855		Disable all interupts Link clone in with UCa list is
	RSRA	UDASH_FLÄGS(R1),568 i LINK_CLONE	this is the first I/D
566:	855C 757L	UDASV_POUED,- UDASV_FLAGS(R1),608	Alert UDA of queued MSCP packets 1 1 que flaq 15 set
	BNEJ BRW	628	Are there any unfinished 1/0°s 7 Yes, allow for possible UDA timeout ' Set host timer and return to caller
6051	μΩV <u>)</u> ΒιCα2	UDASL_UCH_ZERU(KI),K4	I Get address of Nost Timer _UCLN
· -	HOVL	CKPSL_INTD+VECSL_IDU(K4),	,R4 ; register avoiding indirect
	NOVL TST# BBC	(N4),R4 UDAIP(R4) #VASY_SISTEM,-	s references 9 Initiate UDA Polling 9 Take KSS exit if Clone is already
625:	ENBINE	UCR\$L_FPC(R5),65\$	in the fork queue. Reset IPL to fork level
	RSB		; Return to caller
65\$:	PISA2 HFINPCH Idfopk	NDA_TIMEOJT,#10	AUS(R1) ; Set interupt expected ; Create'a fork process
UUA_FOR	K_PROC:	; Reference labe	l for unsoliciated interupts
	NGVL CLPL		r Copy address of internal buffers r Clear fork dispatch address in UCp
	PUSHR RSBB	#** <r6,r7,r8></r6,r7,r8>	; Save registers ; Close out end packets
	884		<pre>s Try to queue new packets before exit</pre>
	.SAITL .PAGF	UDA_FINISHTU - Close out	1/D FOULTHE
	INISHIO -	- UDA driver I/N closeout	routine
Input		dress of internal data st	
1 . 1 1	- P3 = Ad	dress of IUR dress of IUR dress of CLone UCB	.,
	st <u>er</u> assi	gnments: dress of End packet being	) processed
1		dress of associated Comma dress of associated IRP ratch and I/U Status arou	ing Dealers flat lates
	R\$ = \$0	ratch and 1/0 Status arous ratch and 1/0 sub status	argument register
J UDA_F11	NISHIDI		
	BSBA TSTL	GET_END_PACKET Ru_	; Get next end packet ; Did we get one ?
	BNEJ RSS	1055	; Yes ; Return to caller
10551	BBS BIBC	WASV_SYSTEM,= MSCP\$L_CMD_REF(R0),1095 UDA\$W_FLAGS(R1),1085 UDA\$W_FLAGS(R1),1085	/ Process JKP / Skip internal pkt it UDA is offling
	BLAC BSPd	UDA_PHOC_INTRHL	# Process internal packet

		44	4,449,	182	
10851	DECL	41 UCRSL_OPCHT(R5)	. 3	Account f	42 or I/D in Clone UCB
	BSR# BKR	UDA_RĒSET_RINGS UDA_FINISHIU		Reset rin Go again	ĝi to proper own state
10951	POVL TSTL	MSCPSL_CMD_REF() CPKES#_MAPREG(R2	2) 1		ss of IPP resources acquired ?
	BEOL Pushr Movl	1108 8°M <ru,r1,r2,r32 UCBSL_CR8[R5],R3</ru,r1,r2,r32 		Save curr	ent context ss of CRb
	MOVL	CPKESW_MAPPEG(R2 CRBSL_INTD+VECS	AAPREG(R3	Load UBA	mapping context into CKB
	JSB JSB JSB	G^IUCSPURGDATAP G^IUCSRELDATAP G^IUCSRELMAPPEG	7 7 7	Release B Release U	fered data path uffered Data Path 64 Mapping Registers
1155:	CLKL MÖVG Auress	MSCPSL_CMD_REF()	(0)[K6] (Re	Clear ind d)[R6] ; C	ex opy end packet into stic buffer for user
1205:	MUVL INSV	CPKESL_USERREF(E MSCPSw_STATUS(R)	(2),(48) ;	Restore u	ser's reference number Pkt Status for 1054 word 1
	CMPZV	#16,#16,R7 #MSCPSV_ST_MASK,	, = ;		/n successful ?
	BNEG Muva	#MSCPSS_ST_MASK; 130s #SSS_NORMAL,R7	1	No	ess Status for IUSH word ()
1255:	MOVL BSP +	MSCPSL_BYTE_CNT( UDA_IDPOST	(RO),RB 🛨	Load Byte CLose out	Count Field for Juse La 1 -
	BSBA BRW	UDA_RESET_RINGS UDA_FINISHIU	_ ;	Reset con Process n	ext end packet
1305:	MUV» CmPZV	#SS\$_DEVREGERR,F #MSCP\$V_ST_MASK, #MSCP\$S_ST_MA5K,	,- 1	Set failu Did the u	nit go offilne ?
	BNEQ	MSCPSW_STATUS(P) 125s	)],#MSCPsK_	SI_JFFLN No. retur	n device request error stat
	M0V# T5T#	#SSS_DEVOFFLINE, MSCPS#_UNIT(R0)	;	Is this U	
	BEQL MOVL	125s IRPSL_UCB(R3),PC		Get addre	
	81C#2 848	#UCHSM_UNUINE;- NCRSW_STS(R6) 1253		out the 1	ine Flag in UCE and close 70
	.DISABU				
	C_INTRNL		; Process	Internal	Dackat
: Input		· •	; FIOLESS	INCEINGI	packet
j j j	R0 = Ad R1 = Ad	dress of End pac dress of internal dress of associat	l data stri	uctures	ist Entry
•	MDV2BL CMP5	MSCPSB_OPCODE(R) R7.#KMSCPSK_OP_(	)).R7 MUINIMSCPS	Get MSCP sK_OP_END>	packet end code
	BEOL CMPB BNEW	56	GTUNTIMSCPE	Yes	<pre>// is it a get unit status?</pre>
; Get a					n MSCP End packet
5\$:	MOVL				iss of UCB U e unit numbers the same
105:	CMP+ Reol Muvl	15s UCASL_LINK(R3),	;	Yes	es of next UCR
	BNEG RSB	105	7	Try this Not a nor	one, 0 = last UCr mal unit number, ignor it
158:	CMPB Beql Muvzwi	R7,# <mscpsk_op_( 305 MSCPsw_UNIT(R0);</mscpsk_op_( 	,R7	Get unit	
	BEQL	205		-	zero, do not mark offline
; Set o ; end p		n unit zero ofi-)	ine until	receipt o	f a success GF1 UNIT SIANCE
20\$:	B1C+2 B1C+2	#UC65M_UNLINF,UC #^C <mscp5h_st_n; MSCP5w_STATUS(PC</mscp5h_st_n; 	iSk>,= t	3) Ts retain	status success ?
	BNEU Movl	355 MSCPSL_UNI_SIZE(	(Ru),- ;		LBN value for system use
,	PUSHP	UCB\$L_MAXBLOCK() #*M <ru,r1,r2> *UDA_GET_TNTPKT</ru,r1,r2>		Into UCH Save cont	ext t unit status command pkt
	- 8584 BLRC Muv+	R0,255	·	Allocatio	n failure Numper in packet
	MOVE MOVI	#MSCPSK_OP_GTUN1 UDASL_INTPOUE(R1	ASCPSB_AF	CUDE(k2) Get inter	; Load get unit status nal pkt queue listnead
	AUDU2 Insque	5*#4,R1 (R2),@(R1)	;	Address t Insert in	rear of gueue
255;	PUPH RSª	#~M <ru,r1,r2></ru,r1,r2>		Restore o exit	riginal context
; Proce	ss the G	ET UNTI STATUS "S			
305:	BIC#2	#TCKMSCPSM_ST_MA MSCPSw_STATUS(RU	)) · · ·		status success ?
	BNFU Bis#2	360	•	No 3) ; Set u	nit's UCE status to online

: NOTE: ; ; ;	may do	rent disk geometry of sectors/tracks/cylinders is equal to P track/group/cylinder definitions. Future devices though to the four dimensional hyper-cupe architecture define: Disk MSCP spec, which will invalidate the following come.
25.4.	MOAR WOAR WOAR	MSCPSA_CYLINDER(HU),= ; Load Cylinders value in HCH UCRSW_CYLINDERS(Rj) MSCPSA_GROUP(R0),= ; Load tracks value in HCH UCRSR_TRACKS(R3) MSCPSw_TRACK(R0),= ; Load sectors value in HCH UCPSB_SECIORS(R3)
35s: Check_A	RSR DOKT:	; Return ; routine added 5/15/61 to handle reference numpers for ; abort and get command status test. hrs
	Смрь	MSCPSB_UPCDUF(kU),= ; Is this an APOP1 command #MSCPSK_NP_ABUR1
	BLQL CMPB	#SCPSH_DPCDUE(RO),= ; Yes #SCPSH_DPCDUE(RO),= ; Is this a get cmd status #MSCPSK_DP_GTCMD
551	BNEU Nuvl Clrl	20s ; No, return NDAsL_CMD_LIST(k)),k7 ; Get address of command list Re ; Clear loop counter
105:	PBC CMPL	#VASV_SYSTEM,(R7),155 ; Internal packet or none at all CPKESL_USERREF(R7),- ; Are MSCP reference numbers equal
	RNEG Movi Rkr	MSCP\$L_OUI_REF(RO) ; NO 15s ; NO (K7),MSCP\$L_OUT_REF(RO) ; Load internally assigned rer num 20s ; Return
15 <b>5:</b> 205:	ADDL2 Aobuss RSB	S*#CPKEsK_SIZE,R7 ; Point to next chd list entry #12,Fd,105 ; Loop through list
	.SATTL .PAGE	UDA_HOSI_IIMFR - HOST to UDA Timeout Handler
; ++ ; DDA_H	US1_ITAF	к - HOST to UDA Timeout handler
; Input: ;	5: P1 = Ad-	aress of Internal Data Structures
UDA_HUS	I_IIMER: MUVL	R1,R4 ; Save address of internals NUASL_UCB_ZERO(R1),R5 ; Get address of UCB 0 for nost timer
105:	MUVL WEIKPCH BLBC MUVL	105,#30 ; Use IUCS&FIKPCH for eventual Limpolit UDASW_FLAGS(P4),205 ; Exit if UDA is flanged offline UDASL_CLONEUCH(K4),K4 ; Get address of Clone UCH
	TSTL Bufu JSB	205 ; Yes, leave GrekEsijFurk ; Make a 1/0 fork for syncronization
	₽SB× Blac Műve	ULA GËT_INTPKT ; Get an interna) packët R0,20s ; None arbuni, too bad #MSCPSK_OP_FLUSH,= ; Make a No-Op (FLUSH) UDA command
	MUVL MUVL	MSCPSB_DPCDUF(R2) ; Unit 0 S*#4,MSCPSL_RYTE_CN1(K2) ; Load a bodus byte count P5,=(SP) ; Save current uCB address
205;	HSHA Novl Psh	LUAU_INIR_PKT ; Load an que packet to UPA (SP)+,R5 ; Restore input UCB ; Return to fork dispatcher
	-SHITL -PAGE	NDA_TIMEOUT - UDA timeout handler
; ++ ; UDA_T		UpA Command Timeout Handler
i Input	P4 = Ad	dress of UDALP dress of Clone UCB
UDA_TIM	CLRM	UDAIP(P4) ; Reset the UDA
	MUVAR BISH7 BICH2	UDASL_INTERNAL,R1 ; Get address of internals #UDASA_TIMEDUT.UDASw_FLAGS(R1) ; Set timeout flag #CUDASH_ONDINE!UDASw_INTEXPCT>,= ; Reset interupt expected #CUDASH_ONDINE!UDASM_INTEXPCT>,= ; Reset interupt expected
	MOVL PIC#2	UDASW_FLAGS(R) ; and UDA UNITE LIAGS UDASL_UCB_ZERU(R1),R0 ; Get address of HOST timeout UCP accurrent Out These ; Clear all status pits in UCE U
	JSR CLR#	UCBSW_SIS(RO) ; with the exception of ON LINE GPEXESFURK ; Synch driver at fork IPL UCBSW_SIS(RS) ; Clear all status bits in Clone UCO
	MUVAR PUSHR BSBW	UDASL_INTERNAL,K1 ; Get address of internals #^MCRD,R7,R8> ; Save work registers UDA_FINISHID ; Close out end packets if any
; Flush	-	1 Packet Queue
45:	MOVL Remúŭe Pvs BSB+	UDASL_INTPQUE(R1),R2 ; Get address of internal backet que #(R2),R0 ; Get next internal wait packet 5s ; Queue is empty UDA_DEANONPAGED ; Return buifer to system
	1 Jul / 4	

45 4s R2 ; Loop until queue 18 emptv ; Initialize loor counter ; Loag primary I/u error status; BHP CLAL RZ MOVZWL #SSS\_IIMFOUT, H7 55: ; Rundown all I/O's that were already queued to the UDA but were never ; terminated via an End Packet (i.e., those MSCP Packets in the active # ; list not closed out by the FINTSHIM routine). Internal packets are dynored. Get address of active end list Salp empty or internal packets Cancel only unfinished iPrs Were UBA resources acquired ? No UDASL\_CMD\_DIST(K1),K4 #VASV\_SYSTEM,= CPKESL\_CMD\_PEF(K4),15s CPKESW\_MAPPEG(R4),PU MUVL BBC 1 105: 1 MOVL CPKESW\_MAPPEG(R4),PU ; Were URA resources acquired ? 118 ; No 118 ; No 118 ; No 119 ; No 119 ; No 110 ; No 11 MUVL REGL PUSAR MUVL JSR JSR JSR JSR PUPK 115: MUVL SUPL2 BSBB ADPL2 AUHLSS 158: ; Rundown all IRPs that are still in the UCB IRP List. These were never ; initiated at all. # Get address of input ikP queue
# Remove next ikP from queue
# Queue is empty
# Get hackup packet it any
# Cancel the i/u
# Close out next iRP
# Return puffer to system
# Continue for all outstanding iPPs
# Clear I/G count field in Clone uCb
# Restore work registers UCRSL\_JUOFL(R5),R2 9(R2),R3 305 IRPSL\_MEDIA(R3),Pu UDA\_JUCAN #VASV\_SYSTEM,R0,205 UDA\_DEAMONPAGED MUVAR REMUIE BUS MUVL 205: ASB5 BbC PSP PSP PSP PDP PDP 208 UCHSI-DPCHT(R5) #\*\*<R0,R7,R6> 305; RSP .PAGE 1 HDA\_IUCAN - I/O canceller routine called by the Timeout Hanuler for internal I/O rundown of IRPs and MSCP End Dackets. Inputs:
 RU = Address of unfinished MSCP Packet
 R3 = Address of IRP
 R7 = \$55mIIAEUUT status UDA-TOCAN: ₿øC. 815B2 HOV. **MOAP** CLRL NOVJ AUHLSS RRB. CLPL CLRL 581 1051 344 PASE UDA\_INITIALIZE - Primary Level UDA Initialization Routine Functional Description: ż Functiones presented /TRS/ IPL Level = Powertail IPL Inputs: R4 = Address of the CSR (UDATP) R5 = Address of TDR (Interupt Data dlock) R6 = Address of DDR (Device Pata block) R8 = Address of CKR (Channel Request block) ÚDA\_INITIALIZE: G^1HISBAN G^NHISBAN G^MCR5,R7,R95 I Save registers UDASL\_INTERNAL,R7 I Get address of internal structures scupash\_ONLINE!UDASH\_TIME(UV),- ; Clear timeout and UDASH\_FLAGS(R7) I Controller on line flags JSH PUSHR HOVAR BIC+2

		47	4,449,182	48
551	RBC BRW MOV2BA MOV2WL BSRA BSRA	PUDASV_BUFALOC, - UDASW_FLAGS(R7),58 15\$ 5~#1,UDASW_INIT_EK #TRUFSK_SIZE,R1 UDA_ALONUNPAGED	s allocated s Henin UDA	ystem pool it not already and mapped to the Ura initialization er alloc failure flag er alze
105:	8645 864 815+2	RUJIOS 355 VUDASM_BUFALOC,-	; Allocatic ; Flag buff	on failure er allocated
1001	MUVAH	UDASW_FLAGS(R7) INTPSL_FUINK(R7),-	- ·	ess of internal #SCP
	MUVAR	UDASE_INTPOUE(R7) ACTSL_CMD_LIST(R2)	j packet gu	ess of Active MSCP
	MOVL	UDASL_CMD_LIST(R7) R5,R9	; Command r	CACKET LIST Tess of ILP
	MOVL	UDASL_UCB_ZERU(R7)	; Save addi	ress of UCE D
	MGVAB MGVL MGVL	UCBS_CLONE(R2),R5 R5,IDBSL_OWNER(R9)	; Set clone	to owner UCb in IUB
	MOVH	R5, UDASL_CLONEUCB() #UCSSK_SIZE, UCBSW_9 #DY ASCOUCH. UCBSW_7	512E(R5) ; Create VPF(R5) ; Loac da	tess in local data structure a bare bones UCB bta structure size and type
	MUVB MOVL	- 8"#FUKK21PL,UCH\$N_  - R8.UCH\$L_CRB(P5)*	-IPL(K5) ; Load 1 1 Load 1	COTK 1PL Cess of CKR
	MűVL Movár	R6, JCBSL_DDB(R5) UCASL_IONEL(R5), UCE	; Load addr SL_IUGFL(R5) ; 1	ess of DUB Initialize IC queue listhear
	MUVAB MUVA MUVA	ST#9,0CBSW_UNIT(#5)	set unit	numper to 9
		S^#DEVICE_TPL,UCBS UCBSL_OPCNT(R5) P1,UCBSW_ECNT(R5) #CCVASM_EVTEX.R2.	Clear T/C t Load byte	count field
	<b>FICA3</b>	#^C <vasm_byte>,R2, UCBSW_BUFF(R5)</vasm_byte>	Load byte	offset from bade
	MUV4 MUV4	UCRSW_BOFF(R5),UDA: R2,UDASL_BUFTOP(R7)		ve for driver Fer address for internal use
; Elim	inate Clo	ne UCP and Active 45	SCP Packet List i	from maphing
	SUBA2	KKKUCHSK_CLN_SIZE>	CPKESK_SIZE+CP	(ESK_DIST_LEN>>,-
	JSP Povl	GTMMGSSVAPTECHK P3,UCHSL_SVAPTE(P5)	j Get SVAPI	TE for puffer's virtual addr fer system virtual address
	INCA JSB	UDASW_INIC_ERR(R7) G^TUÇSALDUBAMAP	; Set maopi ; Allocate	lng fàllure flag UBA Mapping registers
	BLRC B15+2	RU, 405 BUDASM_BUEMAPD, -	; Allocatic ; Flag puti	
	MOVL	UDASW_FLAGS(R7) CRP\$L_INTD+VECSW_M UDASW_MAPREG(R7)		mapping context
155:	JSP Müvi	G°TUCSLUADUBAMAP	≯ Load UBA	mapping registers for UDA
••••	MOVAR Muvzba	CUNTINUE_INIT,UCBS	R(H7) ; Set Simp	ess or clone UCE fork PC adgress in UCB 1 failure flag
	CLR# CLRL	UDAIP(R1) R1	; Clear inc	initialization sequence
255:	MUV2WL MUVw Bes	UDASA(P4), PU PO, UPASW_STEP_EKR(1 *TN(T V SEBUE DO 31	R7) ; Read UDAS R7) ; Load ster SS ; Step 1 er	SA S Word in error bufter rror, end init sequence
1.5	PES AUBLSS	#INIT_V_ERRUF, B0, 3 #INIT_V_STEP1, P0, 3 #LOUP_LIMIT, R1, 25s	s ; Step one ; Loop	completion flag set
305:	PR6 INC+	- 355 	7 Step one	completion error ntial interupt failure
	BIS#2	- BKUDASH_SZEXPCT1/UD) - HHASW FLAGS(P7)	Set Step	two internot expected
356:	MOV* Popr	#STEP_1_WRITE,UDAS	A(R4) I Write sto I Restore 1	ep one word to UDA registers
405:	RSP Popp Prw	# M <r5, k7,="" r93<="" td=""><td>Pestore 1 1 Release</td><td>registers resources and return</td></r5,>	Pestore 1 1 Release	registers resources and return
			· · · · · · ·	
• • •	.SHITL .PAGF	COMINNELINIT - 000	Controller Init	lalization Continuation
É ČÚNI:	INUE_INIT	- Controller initia	lization sequend	continuation
Func	tional De /TBS/	scription		
; IPL ) ; InPu				
	- R4 = Ad	inter to UDA registe gress of internal ga	ita structures	
;		dress of clone UCR	and the second second	
CONTIN	LENABLE ULLINIT:		- 81 - L	
	JSP ™uvap	GTFAFSFORK CUMIINTLLINIT,UCHST	; Create a FPC(R5) ; Load	fork process interupt continuation adur
	MOVL	(H3),H3 R4,R1	; Get UDAIN ; Copy Inte	2 address ernals purfer address
	INCĂ	UDASW_INTI_ERR(K1)	; Flag poss	sible step response error
7 PIOCO	MUVZWL	Oller step initializ		word from UDA
	MUVZWL	R2,UDASW_STEP_ERR()		word from UPA D response for possible err

		49	(1),102	50
	BESC	#UDASV_S4EXPCI,- UDASW_FLAGS(R1),305	; Process expe	ctea step 4
	BBSC	#UDASV_S3EXPCT.=	; Process expe	
	BIC#2 CMPh	#UDASH_S2EXPCT,UDASW_F #STEP_2_REAU,R2	LAGS(R1) ; Clear ; Is the respo	<pre>step 2 expected ilag nse correct ?</pre>
	BNEG Movzwl Insv	105 UDASW_BUFF(R1),KO UDASW_MAPREG(R1),#9,-	; No terminate ; Logu pyte of	fset
	ADDL2	#9,R0 #RESRSL_TUP,R0		to top of rings
	MOVE BISA2	P0.@(R1)	: Save address	for step 3
	B15+2	#INIT_M_PURGE,RU # <udasm_sjexpct!udasm_ UDASW_FLAGS(R1)</udasm_sjexpct!udasm_ 	t experted	
5	MOV. BKB	RU,UDASA(K3) 208 45700 - DEAN DO	; Write step w ; Return to fo	irk dispatcher
5s: 10s:	CMP# Beql CLP#	#STEP_3_READ,R2 15s UDAIP(R3)	7 Yes	3 response correct ? detected error
155:	RSB BISw2	# <udasm_s4expct1udasm_< th=""><th>: Return to fo</th><th>irk dispatcher</th></udasm_s4expct1udasm_<>	: Return to fo	irk dispatcher
	EXTZV	UDA\$W_FLAG5(R1) #16,#2,\(H1),R7	; expected ; write step 3	
205:	MOVW Inca	RO,ÚDAŠA(R3) Udasw_JNIT_ERR(R1)	; Flag possibl	e interuot failures
305:	RSB BB5 BBC	#1N1T_V_ERROR,R2,10s #1N1T_V_STEP4,R2,10s	; Terminate in ; Terminate if	it sed on fatal error step sequence error
3	BISN? PISN2	#5,UDASA(R3)		uad word purst
,	CLRL CLRL	#IÑIT_M_GO,ÚDASA(R3) UCB\$L_FPC(P5) UDA\$W_INIT_ERR(R1)		c in clone UCo
; Map d		for UDA/Driver and ini		
	MOVZWL	UDASW_PUFF(H1), H3	: Develop NoA	audress base for UNA
	INSV ADDL2 Muvl	UDASW_MAPREG(R1),#9,#9 # <respsl_top+mscpsk_pk UDASL_RUFTOP(R1),R0</respsl_top+mscpsk_pk 	.T_HUK≱.K¶	to top of system buffer
	MOVL	PU,R2 R2_R1	; Cony : Again	
	AUPL2 Moval	-#RFSPSL_TUP,R1 -RESusL_FLINK(R2),(R0)∢	<ul> <li>; Create addr</li> <li>; Initialize #</li> </ul>	to top of RES packets esponse queue listhead
	MOVAL TSTL	RESUSL_FLINK(R2),(R0)) (R0)+	; Skip_butfer	descriptor mmand queue listhead
	MOVAL MOVAL MOVAL	CMDUSL_FLINN(#2),(RU)+ CMDUSL_FLINN(#2),(RU)+ INTPSL_FLINN(#2),(RU)+		nternal packet wait
	MUVAL	INTPSELFLINK(R2), (R0)+ (R0)+	i queue listhe	
_	CT B L	#RESPSL_TOP,P4 R5	- : Clear loop 1	ndex
358:	MUVL Muvzrl	R3,(R0) S~448,CPKESk_PKT_LEN(H R0,CPKESL_PINGP(R1)	<pre>: Link packet 1); Load Pkt Le</pre>	to message ring entry n and clr Vir Cir Tu
	MOVL Pisl2 Insque	RO,CPKESL_PINGP(R1) # <uda_m_d#n!uda_m_flag CPKESL_POFL(R2)[R4],=</uda_m_d#n!uda_m_flag 	:>.(E0)+ ; Set er	try to UDA Uwn t in pack of response que
	ADDL?	#RESPSELBLINK(RZ) #RESPSKLSIZE.R3	; Develor UBA	address of next RES pkt
	ADDL2 ADDL2	#RESPSK_SIZE.R4		egister to next RES okt 1 RES ring/pkt entries
405:	AUPLSS MOVL	#ASCPSK_FINGSIZE,RS,3 PU,CPKESL_FINGP(P1) S^#4R,CPKEsw_PKI_LEN(+		
	MOVZBL Movi Insgue	R3, (R0)+ CPKESL_POFL(R2)[R4],=	: Link packet	to commany ring entry t in back of command ques
	ADDL2	#CMUPSK_SIZE,R3	: Develop UdA	address to next cod pkt
	ADDL2 ADDL2	#CMUPSKLSIZE,R4 #CMUPSKLSIZE,R1 R5,40s		egister to hext cod pkt 1 cod ring/pkt entries
f Clear	SOBGTK Command	Reference Numper and L	IPA Resource Valu	
; entry	of the a	Active MSCP Command pac	Ket List	
455:	AUDL2 CLRQ	#ACISL_CMD_LIST, R2 (K2)	; Point to top ; Point to ne	o of command list
	ADDL2 Aublss	#CPKF\$K_S1ZE,H2 #CPKF\$K_LIST_LEN,H5,45	is ; Lony through	list
; Send	UDA eigh	t online packets for ur		
	MUVAB	UDASL_INTEPHAL, R1 UDASL_INTEQUE(R1), R3	; Reload addr ; Get address	of internal structures of internal pkt lished
	ADDL2 CLRL	S^#4,R3 P4	; Get backlink ; Clear R4	· .
50\$:	BSB* BLBC	UDA_GET_INTPKT R0.55s	<pre>: A)location H</pre>	nal MSCP packet bufter allure
	MUVE	R0,555 #MSCPSK_DP_UNLIN,- MSCPSH_UPCOUF(#2)	; Load online	command in MSCP packet
	MUVw MUVw	R4,MSCPSW_UNIT(R2) R4,MSCPSW_SHDw_uNT(K2)	<pre>+ Load unit nu + Load shadow</pre>	unit number
	INSQUE Aŭbles	(R2),@(R3) #8,R4,508	; Insert packe ; Loop for H L	it in rear end of queue Inline Packets

49

51 Send UDA the Set Controller Characteristics Command Packet to enable Attention Messages and a 60 second nost timeout value. UDA\_GET\_INTPFT ; Get an internal MSCP packet huffer P0,555 ; Allocation Failure MSCPSK\_GP\_STCOM,= ; Load Set Controller Characteristics MSCPSM\_GE\_AVATN,MSCPS\*\_CNT\_FLGS(H2) ; Set controller flags #60,MSCPSM\_MST\_TAU(H2) ; Set nost timeout to 60 seconds #UDASM\_UNLINE,MUASA\_FLAGS(R1) ; Set controller on line flag BSB\* BLBC ₩й∨ь P15+2 NUV# LUAD\_INTP\_PKT: # Peference label for internal packet loading ; Get address of internal PKT lished; ; Get backlink address ; Insert packet in rear end of queue ; Aue packet to YUA ; Error return NOVL ADDL2 INSUUL UDASL\_INTPOUE(R1),R3 S^#4,R3 (K2),@(R3) UDA\_INTERNAL\_10 **B**KW 55\$: RSF .DISABLE LSB .SRITL UDA Interunt Service Koutine .PAGE UDA\_INTERUPI - Interupt Service Routine Functional Description: //TBS/ InPuts: O(SP) = Pointer to IDB R5 = Address of Clone UCB PU = R4 = Scratch Outputs for routine called: R3 = Pointer to UDAIP R4 = Address of Internal Data Structures R5 = Address of Clone UCB UDA\_INTERUPT:: MOVL MOVAR P(SP)+,K3 UDASU\_IINTERNAL,K4 #UPASV\_IIME(UNI,-UDASV\_FLAGS(P4),20S UDASU\_ONLER(P3),P5 #UPASV\_ONLINF,-UDASV\_FLAGS(R4),10S UDASV\_FLAGS(R4),10S UDASE\_PUPGF(R2) 10S UCPSL\_CKR(R5) P1 : Get address of 1Ds ; Get address of internal structures ; Ignor interubt if timeout is set. ; is incoherent at this point anyway ; Load owner UCE for EXESPORF ; Skip purge check if UDA is offline BBS MUYL BPC, UDASW\_FLAGS(R+),105 UDASU\_RUFTNP(R4),R2 ; Get address of system buffer CMDSR\_PURGF(R2) ; Is a data path purge requested ? 105 ; No, test for normal interupt UCPSL\_CRB(R5),R1 ; Get address of CRb CRRSL\_INTU+VFCSE\_DATAPATH(P1),-(SP) ; Save current UP in CPM CMDSE\_PUPGF(R2),= ; Load data path number to be purges CKHSL\_INTD+VFCSE\_DATAPATH(P1) ; into CRB #^M<R1,R2,R3> ; Save registers from sys routine G\*IUCSPURGDATAP MUVL TSTE REQL MUVE MUVE MOVE #\*\*KRI,R2,R3> / Save registers from sys routine G\*\*\*KRI,R2,R3> / Save registers from sys routine #\*\*\*KRI,R2,R3> / Pestore previous context (SP)+,CRSEL\_IATU+VECSB\_UARAPAI\*(PI) / Restore previous UP CMDSB\_PU%GF(R2) / Clear Nata Path in interupt \*oru (k3),R7 / Get address of UDATP UDASA(P2) / Let UDA\*know we're done #UDASA(P2) / Let UDA\*know we're done #UDAS\*\_FLAGS(R4),155 / or process possible attention pkt 9UCHSL\_FPC(K5) / Go to appropriate routines 7US / Restore registers and ret from int UDAS\*\_FLAGS(P4),2US / Tgnor unsolicited interupt if the //UAS\*\_FLAGS(P4),2US / Tgnor unsolicited interupt if the //UCAS\*\_FLAGS(P4),2US / Tgnor unsolicited interupt if the //UCAS\*\_FLAGS(P4),2US / DVA is off line //AS\*\_FPC(R5),7US / DVA is off line //AS\*\_FPC(R5),7US / DVA / State a tork process //SP)+,R2 PUSHR JSH POPh MuVb 105: JSB BRR PLRC 155: BBS 3US (SP)+,R4 (SP)+,R2 (SP)+,R4 PSPn 208: MUVU MUVU MOVJ FEI GTEXESEDRK UDA\_FORK\_PROC # Gracefully go to fork IPL
# Use the standard fork processor
# for unsolicited Attention Messages 305: JSB BEW .SPITL .FAGE UDA\_UNLOAD - UDA driver unload routine / UDA\_UNLUAD = priver unload routine. Functional Description: /TBS/ Inputs: Unknown if here from SYSSSYSGEN UDA\_UNLUAD: PUSHP MOVAR \*^M<R1,R2,R3,R4,R5,R6> ; Save registers UDASI\_INTERNAL,K6 ; Get address of internal structures #UDASV\_HUFALDC,- ; Exit if no system buffer allocated UDASV\_ELAGS(R6),155 #UDASV\_CLINKED,- ; Skip clone unlinking if never link UDASM\_FLAGS(R6),55 BpC Skip clone unlinking if never linked RBC

4,449,182

4,449,182

		<b>4,449,182 54</b>	
5\$:	MOAF MOAF MOAF MOAF MOAF	UDASL_CLONEUCH(R6),R5 ; get address of Clone UCH UCHSL_DEVDEPEND(R5),R5 ; get address of back linked UCH UCHSL_LINK(R5) ; Set this UCH to last #UDASV_BUFMAPD,= ; Exit if buffer not mapped to UHA UDASV_FLAGS(R5),105 UDASL_CLONEUCH(R6),R5 ; get address of Clone UCH UCHSL_CNE(R5),P4 ; Get address of CR9	
105: 155:	MŪVĪ JSB Movl BSB# Movl Clrw Popr RSP •SPITL	UDASW_MAPREG(R6),- ; Doad UBA context in CMH CHRSL_IWTD+VECSA_MAPREG(R4) G^IUCSRELMAPREG ; Release mapping registers UDASL_BUFTOP(R6),R0 ; Get address of system buffer UDA_DEANOMPAGED ; Deallocate system buffer S^#SSS_NORMAL,P0 ; Set normal for caller if Keloading UDASW_FLAGS(R0) ; Reset all flags for internal init #^M <ri,r2,r3,r4,r5,r6> ; Restore registers ; Return to caller Driver Support Koutines</ri,r2,r3,r4,r5,r6>	
7 ++ 7 UDA_R 7	.PAGF LSLI_R14	NUS - Routine to set the Response ring's own riad to use of a and clear the first quadword in the active command list entry pointed to by P2.	
Input	R0 = Ad	daress of response packet daress of command packet list entry	
UUA_RES	ET_RINGS BISL2 CLRW RSB	S: #UDA_M_UWN,= ACPKFSU_RINGP(RU) (K2) I And UpA Resources fields in List entr	
7	ional De	T - Routine to det the next available response packet from NuA Escription:	
Input		dress of internal data structures	
; Outpu ; ; ; ; ; ; ; ; ; ;	RÚ = Ad 01 R2 = Ad	Buress of End packet of 9 if next nacket belonged to UDA the command packet match was found. Buress of Active Command Packet with same reference humber, or Idefined if no match was found	
GET_END 55:	-PACKET: MUVQ MUVL MUVL ABS BBS	NJ,=(SP) ; Save k3 and k4 UDASL_RUFTOP(R1),H4 ; get address of system buffer RESUSL_FUINK(R4),K0 ; Get audress of next response packet #UDA_V_U4K,@CPKESL_KINGP(R0),20\$ ; Packet belongs to UNA #MSCPSV_OP_END,= ; Process End Packet if flagged	
105:	BSRB BKR Rlmgue Insgue Clrl	MSCPSB_UPCRDE(Ru),10s AITENITUN_MSG ; Process attention message 5s ; Trvit again AKFSQSL_FLINK(R4),PU ; Remove packet from front of gueue (R0), #RESUSU_BLINK(R4) ; Insert in back of gueue R3 ; Clear loop index	
155:	MOYAR CMPL Blol	ACTSL_CHD_LIST(R4), k2 ; Get address of first command packet CPKESL_CMD_KEF(R2),- ; Compare reference numbers between MSCPSu_CMD_REF(R0) ; response and command packets 255 ; Found the match	
205: 255:	ADDL2 ADPLSS R1SL2 CLRL MOVU RSB	#CPKFsK_SIZE, H2 ; Point to next entry #CPKFsK_LIST_LEN,R3,15\$ ; Loop through all command packets #UDA_M_UWN,@CPKESL_KIAGP(HO) ; Set ring entry to UDA own RU ; Set no response backet available (SP)+,R3 ; Restore registers ; Return to caller	
ATTEN	TION_MSG	- Attention Message Processing knutine	
<pre># If th # inter # atten #</pre>	e messao nal MSCP tion mes	escription: De received is an Available Attention Message, then an Un-Line P nacket is generated for the unit declared. The other forms of Isages are currently ignored.	
i Input	ĒPU = Ad	Gress of Message Packet Gress of Internal Data Structures	
ATTENTI	UN_MSG: BLAC CMPPB RDVV BSB ALAC	ULASW_FLAGS(R1),2US / Ignor message if UD4 went offline #MSCP\$K_DP_AVATN,MSCP3H_DPCODE(R0) 2US / Ignor non-available attn message R0,=(SP) / Save input context UDA_GET_INTPKT / Get a system putfer for internal pkt RU,15S / Allocation failure, ignor request	

		- 66	4	,449,182		
		55 ™∪V⊒ (SP)+	-PU	; Restore 1	nput context	
		NUVA - MSCPS MSCPS	w_UNIT(RU),+	I Load Unit From atte	, Number Intion messare packet	
		MSCPS	W_UNIT(R0),- W_SHOW_UNT(P2) SK_OP_ONLIN,-		low Unit Number	
	105:	MSCPS	31_0PCODE(P2) _INTPOUE(P1),P3	; Load onli ; Cet inter	ne commann nal packet queue listheac	
		ADDL2 ST#4, INSUUE (R2),	й <b>Э</b> — С – С й	J Get back		
	158:	BKR 205 MUVO (SP)+	, RU	; Clean up ; Restore 1	and return nput context	
	205:	INSULE (RO),	ŠL_FLINK(P4),RU Oresusl_btink(P4 M den acoresi	) ; Insert in	icket from tront of gueue back of gueue	
		RSB "PAGE	M_UWN,@CPKESL_RT	ABP(RU) ; ; ;	et ring entry to NDA Own	
	; ++ ; GET_		utine to get the	next command	packet for caller	
	f Func /THS	tional Descript	ion:			
	; ; ; ; ;					
	Outr	P1 = Address	of internal data	structures		
		Rú = Success Ró = Failure				
	7	שט (2	n bit set indica n bit reset but	flag bit set i	packet ndleating	
1		P2 = Address	cket is still ac of empty Active	MSCP Command r	acket entry	
	, Get_Cm	P_PACKE1:		1		
		PUSHL R1	LIST(R1),R2 _PUFIOP(R1),R1	; Save K1 ; Get audre	ss of commana list	
		MOVL CHDus	L_FLINK(R1),R0	; Get aodre	ss of system buffer ss of next packet	
	F	CLPL P1	V_OWN, @CPKESL_H1	; Init Loor		
	5\$:	TSTL (R2) BEQL 105 Addiz Strop	KPAR BIRC LO	; Yes, use		
		AURLSS #CPKE PRP 205	KESK_SIZE,K2 SK_DISI_LFN,K1,5			
	105: 155:	CLRL RI	L_CMU_REF(RD)[R]	<pre>; Init loop</pre>	st is full index P Packet for calier	
		AUBLSS #MSCP PUPL R1	SK_PKTSJZER-3,RI	,155 FRestore_F		
		J58 \$(SP)		f Execute o	o-routine call to caller	
	; Retu		and packet can b		e UDA	
		PUSHL R1 MUVL UDASL	BUFTOP(R1),R1		ss of system bufrer	
		INSUUL (RO),	\$L_FLINK(RÌ),PU @C4DQ\$L_BLINK(R1 M_FLAG,=	) ; back of g	icket from front of queue to :  ueue  g pit in ring entry	
		<b>ecpke</b>	SL_RINGP(RO) M_DWN,-		t to HDA own	
	205:		ST_RINGP(RO)		re flag if here from above	
		PUPL R1 RSP	19 (A. 1997) - A. 19 (A. 1997)	I DAPIATA D	11	
	* * *	.PAGF		· · · · ·		
				buiter for an	internal MSCP packet	
	1 Call	tional Descript 5 UDA_ALONONPAG	LD for the buffe r, and loads new	r. Clears the	48 bytes of packet	
1		and reference n		t argaet inter	Hai Mole Facket	
	Inpu	ts: none	Х	•		
	Outp	RO = Success	or failure as re	ceived from E	ESALUNUNPAGED	
•	; ;	R1 = Address R2 = Address	of internals if of buffer	allocation suc	ESALUNUNPAGED Ceeded else trasm	
	; ==	• • • • • • • • • • • • • • • • • • •				
I	.n≓=0£	T_INTPKT: MOVL #<*SC RSRB UDA_A	PSK_PKTSIZE+12>, LONDNPAGED	R1 ; Define si	ze or system bufter needed	
		BLAC RU,15 CLRL R1	S S S S S S S S S S S S S S S S S S S	7 Get syste 7 Allocatio 7 Init loop	n failure, ignor request	
9	5\$1	CLRŪ MŠCES	L_CMD_REF(R2)[R1 \$K_PKTSIZE@-3,K1	i i Clear Pac		
1	05:	MOVAB UDASL	_INTEPNAL,R1 _REF_NUM(R1)	; Get inter	nal's address • commang reference number	
		BEQL 105 MgVn UDAsw	_REF_NUM(R1)	f But not a		
;	155:	MSCP5 RSB	L_CMD_REF(R2)			
1	<b>+</b> +	"PAGE		<b>A a a a a a a a</b>		
1		SUDNUNYAGED - A	llocate a buffer	TTOM SYSTEM S	bace tot callel	

57 Functional Description: Calls FXFSALORONPAGED and inserts buffer size and type in plock if success. Saves Fi for caller. R3 usually contains the address of an IPP. ;; Inputs: R1 = Size of block k1 = Size of Size: Outputs: R0 = low bit clear indicates failure R0 = low bit set indicates success R1 = Size of buffer R2 = Adoress of buffer 2 ; ; --UDA\_ALONONPAGED: PUSHR #^M<P1,K3> JSH G^EAESALOHONPAGED POPK #^M<R1,K3> RLPC RU,SS HOVE P1.IRPSW\_SIZF(R2) ; Save K3 and requested buffer size GreatesALUMONPAGED; Bequest a system buffer#^M<R1,R3>; Request a system buffer#^M<R1,R3>; Restore registersRu,5s; None available, returnP1,IRPsw\_SIZF(R2); Load size descriptor in buffer#DYNSC\_bUffU,IRFSb\_TYPF(R2); Define type MUVZRA RSH 55: . UDA\_DEANDNPAGED - Deallocate a buffer from system space for caller. Functional Description: Calls FXEsDEANUNPAGED and saves R1-R3 for caller Outputs: None ;--UUA\_DEANCHPAGED: PUSHP \*\*M<R1,R2,P3> JSF G\*EXESDEANOHPAGED PUPH \*\*M<P1,R2,R3> ; Save registers ; De-allocate system puffer ; Restore registers RSP .PAGE ï UDA\_IUPOSI = 1/0 post processing routine Functional Description: /TBS/ 1 Inputs: R3 = Address of IRP to post process R5 = Address of the ubiguitous Clone uCh R7 = I/O Status long word 1 R6 = I/O status long word 2 Dutputs: None UDA\_IOPUST: MOVL Ru,-(SP) ; Save RO # dave NO # Loan tinal status in IRP # Account for I/O in Clone UCA # Get address of real UCA # Account for I/O in real UCA # Get address of incost queue listheau # Insert IRP in post process gueue # Hranch if not first entry # Initiate Softare Internet R0,-(SP) R7,IRPSL\_MEDIA(R3) UCRSL\_OPCNT(R5) IKPSL\_UCR(R3),R0 UCRSL\_OPCNT(R0) GTIJCSGL\_PSHL,P0 (K3),0(K0) MUVU DECL MUVE TNCL MUVAR INSULE NEGUL INSTITUT SUFIINT #IPLS\_IUPUSI MUVL (SP)+,RU ; Initiate Soitware Interuru; ; Pestore RU MÖVL RSB 105:  $\dot{\rm LINK}\_{\rm CLONE}$  - Routine to link the Clone UCB at the end of the UCe List for access by the timeout handler. Inputs: R5 = Address of clone UCR Registers Usea: RU,R2 LINK\_CLUNE: MOVL MOVL Ss: MOVL UCRSL\_CKB(P5),R0 ; Get address of CRB CKRSL\_INTD+VFCSL\_IDd(K0),K0 ; Get address of IDB IDPSL\_UCRLSI(R0),K0 ; Get address of first UCn UCBSL\_LINK(R0),K2 ; Get link to next UCB from this UCn iUS ; This one was the last P2,K0 ; Load address of next UCB 5s ; Continue search for last in list R0,UCBSL\_LINK(R0) ; Link former last UCd to clone R0,UCBSL\_LINK(R5) ; Load back Pointer in Clone UCRSL\_FPC(K5) ; Clear fork PC field ; Feturn to caller BLOL BHB MOVL 105: MUVL CLRL CLRL FSB ; All good things must come to an end UDA\_END: . END

1. In a data processing system which includes first and second processors (70 and 31), a memory (80) to which information can be written by each of said processors and from which information can be read by each of said processors, such memory having a plurality of locations for storing said information, and bus means (60) for interconnecting the first and second processors and said memory, to enable communications therebetween, said bus means being of the type which has no hardware interlock capability which is usable by the other of said processors to selectively prevent the other of said processors from accessing said memory locations, the improvement comprising:

59

- communications control means for controlling communications between said processors and permitting the first processor to send a plurality of commands in sequence to the second processor via the bus means, and for permitting the second processor to send responses to those commands to the first processor via the bus means;
- the communications control means including a plurality of locations in said memory, termed interface memory locations, adapted to serve as a communications interface between the first and second processors, all commands and responses being transmitted through such interface memory locations;
- the interface memory locations comprising a pair of ring buffers; 30
- a first one of said ring buffers being adapted to buffer the transmission of messages issued by the first processor and a second one of said ring buffers being adapted to buffer the reception of messages transmitted by the second processor; 35
- each of said ring buffers including a plurality of memory locations adapted to receive from an associated one of said processors a descriptor signifying another location in said memory;
- for said first ring buffer, the location signified by such descriptor being a location containing a message for transmission to the second processor;
- for said second ring buffer, the location signified by such descriptor being a location for holding a message from the second processor; and
- the communications control means permitting each of said processors to operate at its own rate, independent of the other of said processors, and to access a ring buffer for writing thereto only when the buffer does not contain information previously written to such buffer but not yet read from it and for reading to such buffer only when the buffer contains information written to it but not yet read therefrom, thus preventing race conditions from developing across said bus means in relation to accessing the interface memory locations.

2. The apparatus of claim 1 wherein there is associated with each ring buffer entry a bit whose state indicates the status of that entry;

- for each entry of the first ring buffer, the first processor being adapted to place such entry's ownership bit in a predetermined first state when a descriptor is written into said entry, and the second processor being adapted to cause the state of the ownership bit to change when such descriptor is read from 65 said entry;
- for each entry of the second ring buffer, the second processor being adapted to place such entry's ownership bit in a predetermined first state when a descriptor is written into said entry, and the first

## 60

processor being adapted to cause the state of the ownership bit to change when such descriptor is read from said entry;

the first and second processors being adapted to read ring buffer entries in sequence and to read each ring buffer entry only when the ownership bit of said entry is in said predetermined first state, whereby an entry may not be read twice and an entry may not be read before a descriptor is written thereto.

3. The data processing system of claim 1 wherein the communications control means is further adapted to provide such communications while each of the processors is permitted to operate at its own rate, independent

15 of the other processor, and while avoiding processor interruption for a multiplicity of read and write operations.

4. In a data processing system which includes first and second processors (70 and 31), a memory (80)
20 adapted to be used by said processors for containing information to be shared by the processors, and bus means (60) for interconnecting the first and second processors and the memory, the bus means (60) being of the type which has no hardware interlock capability
25 which is usable by each of said processors to selectively prevent the other of said processors from accessing at least a portion of said memory, the improvement comprising:

- the first and second processors (70 and 31) being adapted to employ a portion (80A) of said memory as a communications region accessible by both of said processors, so that all commands and responses can be transmitted from one of said processors to the other of said processors through such portion of memory;
- the communications region of memory including a pair of ring buffers (80D and 80E);
- a first one of said ring buffers (80D) buffering the transmission of messages issued by the first processor (70) and a second one of said ring buffers (80E) buffering the reception of messages transmitted by the second processor (31);
- each of said ring buffers including a plurality of memory locations (e.g., 132, 134, 136 and 138) adapted to receive from the associated transmitting one of said processors a descriptor signifying another location in said memory;
- for said first ring buffer, the location signified by such descriptor being a location containing a message for transmission to the second processor;
- for said second ring buffer, the location signified by such descriptor being a location for storing, at least temporarily, a message from the second processor; and
- the first and second processors (70 and 31) further being adapted to control access to said communications region (80A) such that information written therein by one of said processors may not be read twice by the other processor and a location where information is to be written by one of the processors may not be read by the other processor before said information has been written,
- so that race conditions are prevented from developing across said bus means in the course of interprocessor communications, and messages are transmitted from said ring buffers in the same sequence as that in which they are issued by the processors, while each of the processors is permitted to operate at its own rate, with substantial independence from the other processor.

5. The apparatus of claim 4 wherein said ring buffers are adapted to permit the first processor to send a plurality of commands in sequence to the second processor via the bus means, and to permit the second processor to send responses to those commands to the first processor 5 via the bus means.

6. The apparatus of claim 5 wherein the first processor (70) is a host computer's (1) central processor, the second processor (31) is a processor in a controller (2, 30) for a secondary storage device (40), and the bus 10 means includes an input/output bus (60) for interconnecting said host computer with said secondary storage device.

7. The apparatus of claim 5 wherein there is associated with each ring buffer entry a byte of at least one 15 bit, termed the ownership byte (FIG. 3B-133, 135, 137, 139; FIG. 8-278), whose state indicates the status of that entry;

- for each entry of the first ring buffer (80D), the first processor (70) being adapted to place such entry's 20 ownership byte in a predetermined first state when a descriptor is written into said entry, and the second processor (31) being adapted to cause the state of the ownership byte to change when such descriptor is read from said entry; 25
- for each entry of the second ring buffer (80E), the second processor (31) being adapted to a place such entry's ownership byte in a predetermined first state when a descriptor is written into said entry, and the first processor (70) being adapted to cause 30 the state of the ownership byte to change when such descriptor is read from said entry;
- the first and second processors being adapted to read ring buffer entries in sequence and to read each ring buffer entry only when the ownership byte of 35 said entry is in said predetermined first state, whereby an entry may not be read twice and an entry may not be read before a descriptor is written thereto.

8. The apparatus of claim 7 wherein said ownership 40 byte (278) is the most significant bit in each descriptor (260, 264).

9. The apparatus of claim 5 wherein the controller (2, 30) further includes pointer means (32, 34) for keeping track of the current first and second ring buffer entries. 45

10. The apparatus of claim 5 further including means for limiting the generation of processor interrupt requests to the first processor in connection with the sending of commands and receipt of responses by said processor, such that interrupt requests to said processor are generated substantially only when an empty ring buffer becomes not-empty and when a full ring buffer becomes not-full.

11. The apparatus of claim 10 wherein the size of each ring buffer is communicated by said first processor to <sup>55</sup> the second processor at the time of initializing a communications path betweem them.

12. The apparatus of claim 11 wherein the processors (70, 31) communicate by sending message packets to each other, and further including: 60

- the first ring buffer (80D) being adapted to hold up to M commands to be executed;
- an input/output device class driver (3) associated with the first processor (70) for sending commands to and receiving responses from an input/output 65 device (40);
- the second processor (31) being adapted to provide to the class driver (3) in its first response packet the number M of commands of a predetermined length which said buffer can hold;

- the class driver being adapted to maintain a credit account having a credit account balance indicative of the number of commands the buffer can accept at any instant;
- the credit account balance initially being set to equal M and being decremented by one each time the class driver issues a command and being incremented by the value;

the second processor further being adapted to provide to the class driver, with each response packet, a credit value (FIG. 9, 288) representing the number of commands executed to evoke the response;

- the class driver incrementing the credit account balance by said credit value; and
- the first processor and class driver being adapted so as not to issue any commands when the credit account balance is zero and further being adapted to issue only commands which are immediately executed when the credit account balance is one.

13. In a data processing system which includes first and second processors, (70 and 31) a memory (80) adapted to be used by said processors, and bus means (60, 110, 90) for interconnecting the first and second processors and memory to enable communications therebetween, said bus means being of the type which has no hardware interlock capability which is usable by each of said processors to selectively prevent the other of said processors from accessing at least a portion of said memory, the improvement comprising:

- at least a portion (80A) of said memory (80) being adapted to serve as a communications region accessible by both of said processors all commands and responses being transmitted from one processor to the other through such portion of memory;
- means (278) for controlling access to information in said communications region whereby information written therein by one of said processors may not be read twice by the other processor and wherein a location where information is to be written by one of the processors may not be read by the other processor before said information has been written;
- the communications region of memory including a pair of ring buffers (80D, 80E);
- a first one of said ring buffers (80D) being adapted to buffer the transmission of messages issued by the first processor and a second one of said ring buffers (80E) being adapted to buffer the reception of messages transmitted by the second processor;
- each of said ring buffers including a plurality of memory locations (e.g., FIG. 3B-132, 134, 136, 138) adapted to receive from an associated one of said processors a descriptor (260, 264) signifying another location in said memory;
- for said first ring buffer, the location signified by such descriptor being a location containing a message for transmission to the second processor; and
- for said second ring buffer, the location signified by such descriptor being a location for holding a message from the second processor,
- so that race conditions are prevented from developing across said bus means and messages are transmitted from said ring buffers in the same sequence as that in which they are issued by the processors, while each of the processors is permitted to operate at its own rate, independent of the other processor.

14. The apparatus of claim 13 wherein said ring buffers are adapted to permit the first processor to send a plurality of commands in sequence to the second processor via the bus means, and to permit the second

processor to send responses to those commands to the first processor via the bus means.

15. The apparatus of claim 14 wherein the first processor is a host computer's (1) central processor (70), the second processor is a processor (31) in a controller <sup>5</sup> (2, 30) for a secondary storage device (40), and the bus means includes an input/output bus (60) for interconnecting said host computer with said secondary storage device.

16. The apparatus of claim 15 wherein there is associated with each ring buffer entry a byte of at least one bit, termed the ownership byte (FIG. 3B-133, 135, 137, 139; FIG. 8, 278), whose state indicates the status of that entry;

- for each entry of the first ring buffer (80D), the first <sup>15</sup> processor (70) being adapted to place such entry's ownership byte in a predetermined first state when a descriptor (260, 264) is written into said entry, and the second processor (31) being adapted to cause the state of the ownership byte to change when such descriptor is read from said entry;
- for each entry of the second ring buffer (80E), the second processor (31) being adapted to place such entry's ownership byte in a predetermined first 25 state when a descriptor is written into said entry, and the first processor (70) being adapted to cause the state of the ownership byte to change when such descriptor is read from said entry;
- the first and second processors being adapted to read 30 ring buffer entries in sequence and to read each ring buffer entry only when the ownership byte of said entry is in said predetermined first state, whereby an entry may not be read twice and an entry may not be read before a descriptor is written 35 thereto.

17. The apparatus of claim 15 wherein the controller further includes pointer means (32, 34) for keeping track of the current first and second ring buffer entries.

18. The apparatus of claim 15 further including means 40 for reducing the generation of processor interrupt requests to the first processor in the sending of commands thereby and responses thereto, such that interrupt re-

quests to said processor are generated substantially only when an empty ring buffer becomes non-empty and when a full ring buffer becomes not full.

19. The apparatus of claim 18 wherein the size of each ring buffer is communicated by said first processor to the other of said processors at the time of initializing the communications path between them.

20. The apparatus of claim 19 wherein the processors communicate by sending message packets to each other, and further including:

- a buffer associated with the second processor for holding up to M commands to be executed;
- an input/output device class driver associated with the first processor for sending commands to and receiving responses from an input/output device;
- the second processor being adapted to provide to the class driver in its first response packet the number M of commands of a predetermined length which said buffer can hold;
- the class driver being adapted to maintain a credit account having a credit account balance indicative of the number of commands the buffer can accept at any instant;
- the credit account balance initially being set to equal M and being decremented by one each time the class driver issues a command and being incremented by the value;
- the second processor further being adapted to provide to the class driver, with each response packet, a credit value representing the number of commands executed to evoke the response;
- the class driver incrementing the credit account balance by said credit value; and
- the first processor and class driver being adapted so as not to issue any commands when the credit account balance is zero and further being adapted to issue only commands which are immediately executed when the credit account balance is one.

21. The apparatus of claim 16 wherein said ownership byte is the most significant bit in each descriptor.

\* \* \* \*

45

50

55

60

65