Hardware Reference Manual

Quad Serial Interface

Central Data Corporation

713 Edgebrook Drive, Champaign, IL 61820 Phone: (217) 359-8010

Quad Serial Interface Manual

Central Data Corporation P.O. Box 2530, Station A Champaign, Il 61820 Phone: (217) 359-8010

Copyright (C) 1980, Central Data Corporation

TABLE OF CONTENTS

Se	ectio	on	<u>Page</u>
	1	General Information	• • 1
	2	Functional Description	2
	3	Principles of Operation	3
		Bus Interface Timer Section USART Section	5
	4	Installation/User Selectable Options	.9
		Addressing CTS Selection Interrupt Selections XACK and AACK Generation	••9 ••9
	5	Specifications	12
		Board Dimensions	14
	6	Software Driver Routines	15
	7	Schematics	20

1. General Information

The Central Data Quad Serial Interface board is designed to expand the serial I/O capacity of any Multibus* system. The board uses the industry standard 8251 USART (Universal Synchronous/Asynchronous Receiver/Transmitter) as the parallel to serial converter, and allows three independent baud rates (transmission speeds) to be set for the board's four channels.

The board supports standard EIA RS-232 interfaces, with the following pins used: TxD, RxD, DSR, CTS, DTR, and RTS. The board is capable of operating at baud rates ranging from 75 to 19,200 baud, and can be interrupt driven if so desired. Also, the board supports 16-bit I/O addressing as called for in the Multibus specification, with an option to use only 8-bit I/O addresses.

The board drives both the XACK and AACK lines of the Multibus to allow for the greatest flexibility. It can return either signal from 0-800ns after the receipt of a command, in 100ns increments. It is suggested that XACK be strapped to be equal to the access time of the board, while AACK can be strapped to allow the fastest possible system operation.

* Multibus is a trademark of Intel Corporation and is used throughout this manual.

2. Functional Description

The Quad Serial Interface board is divided into several major sections, which are described briefly below. For more detailed information, refer to the Principles of Operation section of this manual.

The bus interface of the board consists of the I/O address comparator, data bus buffers, interrupt control cicruitry, and XACK/AACK generation logic. The board requires 16 I/O ports, which can be located on any 16-port boundary. Dip-switch I/O addressing allows the user to select the address of the board using either an 8- or 16-bit I/O address. With this ability, the board can work equally well in systems which generate a full 16-bit I/O address as well as in older 8-bit systems. The data bus is buffered into and out of the board, and interrupts can be generated on the occurance of any "receiver full" or "transmitter empty" condition. Finally, the XACK/AACK generation circuitry acknowledges all commands to the board and allows the system to run at the maximum possible speed.

The timer section of the board consists of a crystal oscillator used to generate a time-base on which all baud rates are based. This clock is used to drive a programmable divider circuit which has three independent outputs. This divider can be setup by the processor to give output frequencies corresponding to transmission rates of 75 to 19,200 baud.

Finally, the USART section is the actual interface to the external devices. This section is repeated on the board four times, which gives four totally independent channels. The interface between the on-board circuitry and the external connector is made through industry standard drivers and receivers, which guarantee proper RS-232 specifications. Options are provided at each port to select if interrupts will be generated on its "receiver full" and "transmitter empty" conditions.

3. Principles of Operation

This chapter details the operation of the entire interface board. Any signal names in this text followed by a slash (/) indicate that the signal is active-low.

As in all Central Data schematics, a grid system is provided to help locate sources and destinations of signals. The source of any named signal will have references to all locations on the schematics where the signal is used. At each location where a signal is used a reference is given to where it was generated.

If the location is on the same sheet as it is being referenced, it will show only a grid location (i.e. D2). If, however, the referenced signal appears on a seperate page, it will have the grid location preceded by the sheet number (i.e. 2-B5).

Bus Interface

Sheet 1 of the schematics shows most of the Multibus interfacing logic. Four functions must be provided to interface to the bus: address decoding, signal buffering, interrupt generation, and XACK/AACK generation.

The board requires the use of 16 I/O ports on the bus. These ports can be started on any 16-port boundary, using either 8- or 16-bit addresses. The address decoding circuitry for the upper address lines (A8-A15) is found on sheet 2 of the schematics.

All of the address lines from the Multibus are buffered through 74LSO4 gates. The buffered address lines are then routed to chip selection circuitry (for AO-A3) and to address decoding circuitry (A4-A15).

The address decoding circuit consists of twelve 74LS266 open collector exclusive-NOR gates. All of the outputs of the gates are tied together, allowing any of the gates to pull the output low if its inputs do not match. If all of the pairs of inputs match, the common output is pulled high by a resistor to +5V.

One input from each of the gates goes to a buffered address

line, with the other going to a dip-switch. This dip-switch, when closed, causes the corresponding gate input to become grounded. Under this circumstance, the address line leading to the same gate must also be low for the board to be addressed. If the switch position is left open, the input to the gate goes to a high state, thus comparing for a high address line.

To allow the selection between 8- and 16-bit I/O addressing, the outputs of the gates related to A8-A15 are connected through a shorting plug to the other four outputs. If the shorting plug is installed, then the board decodes the full 16-bit address bus. If the shorting plug is removed, then the upper eight gates will not drive the common output, and thus only the lower four lines (A4-A7) are used for addressing.

When the address comparator is equal, pin 6 of IC19 will go high. This line is used in conjunction with pin 5 to enable the 74LS138 decoder. Pin 5 is low whenever the first eight addresses of the board are being accessed; when these ports are being used, one of the four USARTs is enabled. The other eight addresses for the board are used by the programmable timer circuit (IC24).

When the 74LS138 is enabled, it uses the next lower two address lines (A2 and A1) to select which USART should be enabled. In this manner, each USART has two consecutive addresses, for both reading and writing. The output of the decoder drives the chip-select pins of the USARTs. The RD/ and WR/ pins of the USARTs cause a transfer to take place only when the chip select pin is low.

When the other eight addresses are being selected, it will cause pin 10 of IC18 to go high. Pin 11 is the BOARD ADDRESSED line, as was used by the 74LS138. The output of this gate is used to drive the chip-select pin of the 8253 timer. Since this timer only requires four I/O addresses, and eight are available, pin 9 of IC18 is used to enable the chip during the lower four addresses only.

In summary, the board uses 16 of the I/O ports on the system. The base address for these ports is selected with dip-switches, and the 16 ports are divided internally for the following devices:

Port Offset	Device Selected
0- 1	USART O
2 - 3	USART 1
4- 5	USART 2
6-7	USART 3

8-11	8253	TIMER
12 - 15	NOT	USED

The two I/O command lines (IORC/ and IOWC/) are also buffered from the Multibus, and run to the I/O chips on the board. The INIT/ signal is buffered and used to initialize the USARTs to a known state when power is turned on or when the system is reset.

The data bus buffers consist of two 74LS242s, each one buffering four data lines. These are inverting buffers, thus immediately correcting for the inverted data on the bus. Since the directional enable pins of the buffers are of opposite polarity, they can be tied together, and are driven by the DBIN signal. This signal goes high whenever the board is addressed and a input command is in progress. During all other conditions, DBIN is low, thus sending data from the Multibus into the board.

The interrupt circuitry takes the two outputs available from each USART (explained later) and gates them together to form a common interrupt signal to the processor. If any of the SIOT or SIOR lines goes high, it will cause pin 6 of IC23 to go low. If the board is connected to a Multibus interrupt line, this will cause a vectored interrupt.

The board generates two command acknowledge signals. The first, XACK, indicates when a data transfer is complete and the processor can go to the next cycle. The other, AACK, gives the processor advance information concerning when a transfer will be complete.

The circuit which generates the acknowledge signals consists of a shift register (74LS164, IC13) which is kept cleared when the board is not active. When an I/O command occurs, the clear input goes high, allowing the register to shift 1's through at a 5MHz rate. The eight outputs of the shift register, which go high from 200-1600ns after the time a command starts, can be jumpered to the XACK and AACK drivers (IC83). Note that since the command is asynchronous with respect to the clock the outputs may vary up to one clock cycle (i.e. the second output can occur anywhere from 200-400ns after command initiation).

The user can also select either acknowledge signal to be returned as soon as the board is selected by tying the driver's input high. The drivers are enabled whenever a command is occuring to this board, thus gating the proper timing onto the bus.

Timer Section

Sheet 2 of the schematics contains the crystal oscillator and the programmable timer circuits. The oscillator is a simple feedback network, with the resistors used to bias the 7404 gates into their linear region, and the 100pf capacitor used to block any DC voltage to the crystal, and to stabilize operation. After buffering, this 4.9152MHz signal is sent to the XACK/AACK generating circuitry as well as a 74LS163 divider (IC27). This divider provides a clock for the internal operation of the 8251s (not tied to the baud rate) on pin 13, which is 1.2288MHz.

The divider also drives the programmable timer circuit (IC24) with a 614.4KHz signal, which is 32x the maximum baud rate for the board. Since the minimum divisor for the programmable timer is 2, and the USARTs normally run in 16x baud rate mode, this limits the maximum baud rate of the board to 19,200. Note that this baud rate can be exceeded (assuming the USART specifications are kept) if the USART is run in 1x baud rate mode.

The 8253 timer is used to generate the three independent baud rate clocks which are used by the USARTs. The divider will only be operated in mode 3, to generate square wave outputs. The Intel 8253 data sheet should be consulted for complete programming details on the timer.

The timer has three outputs, labeled OUTO, OUT1, and OUT2. The first output is run to the first two USARTs. The other two outputs drive the third and fourth USARTs, respectively. Since the first two USARTs (marked port 0 and port 1 on the board) have their baud rate clocks tied together, they cannot have different baud rates. They can be independent of the other two ports, which are both independent of the others.

The programming of the timer is very simple, with the following procedure followed:

1) Write port (base+11) with 36, 76, or B6, to prepare the timer to receive the divisor for output 0, 1, or 2, respectively.

2) Write the least significant byte of the divisor to the timer, followed by the most significant byte. The port that should be written with these bytes is (base+8) for output 0, (base+9) for output 1, and (base+10) for output 2.

Note that the base address referenced above refers to the address selected by the dip-switches on the board. Also, the divisor is simply the number that the input frequency (614.4KHz) must be divided by in order to obtain the proper transmit and receive clocks on the USARTs. For example, if the USART is run in 16x baud rate mode, the proper divisor for 9600 baud would be 4, and for 150 baud it would be 256 (H100).

USART Section

Sheet 3 of the schematics shows the actual interface to the external devices. Note that this sheet is repeated four times on the board, with the IC numbers listed for ports 0-3, in that order. Also, the signals CLKX, SIOTX, and SIORX are referenced with the numbers 0-3 instead of the trailing "X" to indicate which USART is being used.

The format of the characters being sent and received is determined entirely by the USART and how it is programmed. Details on the programming of the 8251 are provided in the AMD 8251 data sheet. In addition, example software drivers are printed in this manual to guide the user in how an interrupt-based driver could be written.

Note that there are several strap selections available for each USART. The first, the CTS selection, is required because the USART will not transmit any characters unless its CTS/ pin is low. Since many serial devices do not drive this line, the strap labeled CTSINT allows the user to drive it from the RTS/ output of the USART. With this arrangement, whenever the RTS/ signal from a USART is low, it will be allowed to transmit. In the other mode, with the CTSEXT strap in place, the external device must drive CTS in order for the board to operate properly.

Secondly, there are various selection options for interrupt generation. Each USART drives two interrupt lines, one for transmitter interrupts, and one for receiver interrupts. The first, SIOTX, can be driven by the TxRDY or TxEMPTY pins or the USART or tied to ground. When tied to ground, an interrupt will never be generated for that USART's transmitter section. Normally, in interrupt driven mode, the TxRDY position is strapped. The other interrupt line, SIORX, can be tied to the 8251's RxRDY output or disabled by tying it to ground.

Note that one strap must be inserted for each of the lines, or the corresponding line will float high, always causing an interrupt.

All of the RS-232 signals from the external connector are buffered by 1489s. Note that a capacitor can be added to slow the rise and fall times on the RxD input of the USART. Also, the USART outputs to the connector are buffered through 1488s, with each output optionally tied to a capacitor to slow rise and fall times. Normally, these

additional capacitors are not needed.

8

4. Installation/User Selectable Options

The Quad Serial Interface is designed to operate in any standard Multibus system. The board can occupy any card position of the system, since it does not operate as a bus master.

Addressing

The board has a 12-position dip-switch to select the port addresses it will respond to. Each position of the switch corresponds to one address line, from A4 to A15. As marked on the board, A15 is selected by the left-most switch, while A4 is selected by the right-most. An address line is compared for "0" if the switch is closed (up), as printed on the board. With the switch left open (down), the corresponding address line is compared for "1".

If 16-bit I/O addressing is to be used, a shorting plug must be placed over the two wire-wrap pins marked EXTENDED I/O. For systems where only 8-bit I/O addressing is used, this shorting plug should be left off. Also, for 8-bit systems, the upper eight address switches are not used.

CTS Selection

Since the USART will not transmit any data unless the CTS signal is active, the board allows the user to jumper it to a known state. This option can be used when the board is being connected to a simple device which does not generate this signal.

When the user wants the USART's RTS output to drive its CTS input, then a shorting plug should be placed in the USART's CTSINT position. This will allow the USART to transmit regardless of the state of the CTS signal from the external connector. If the user wishes CTS to be monitored from the device, then the CTSEXT position should be shorted. This will cause the output of the CTS buffer from the external connector to be run to the USART's CTS input.

Interrupt Selections

Each USART can generate a vectored interrupt when its receiver or transmitter requires service. The signal RxRDY

from the USART can be used to generate a receiver interrupt, while either TxRDY or TxEMPTY can be used to cause a transmitter interrupt. Also, the user can select that transmitter interrupts or reciever interrupts will be disabled from any particular USART.

This selection is made using the wire-wrap pins to the right of each USART. To select the proper transmitter interrupt mode, a shorting plug must be placed in one of the following positions:

Position	Interrupt Source
TXRDY	TxRDY generates an interrupt
TXMT	TxEMPTY generates an interrupt
TXOFF	Transmitter interrupts disabled

The receiver interrupt mode is selected by placing a shorting plug in one of the following two positions:

Position	Interrupt Mode
RXRDY	RxRDY generates an interrupt
RXOFF	Receiver interrupts disabled

Note that a shorting plug must be inserted for each USART interrupt source, or the corresponding interrupt line will always be active.

Once the interrupt modes for each USART are determined, a vectored interrupt level must be established. The user can pick any level (0-7) to receive the interrupt by placing a shorting plug on the appropriately marked pins on the board.

XACK and AACK Generation

In order for the board to acknowledge processor commands, two lines are provided to indicate when a data transfer is complete. The XACK (transfer acknoweledge) line is driven by the board when the transfer is completely finished, and the processor is allowed to complete the cycle. The AACK (advanced acknowledge) is provided to allow systems to operate at their full speed potential (by preventing wait states), since it can be returned before XACK. Only XACK is used to indicate when a cycle can end, with the function of AACK to give advance information concerning the timing of the board.

Both of the lines can be strap selectable to return to the processor from 0-1600ns after a command is received, in 200ns increments. The selection of timing for each line is done with shorting plugs placed over wire-wrap pins on the

board.

The board has two rows of wire-wrap pins which are used for XACK/AACK generation. The top row is used for AACK, while the bottom row is for XACK. Each row consists of 9 pairs of pins, with each pair being one timing combination. To setup the board, the user needs to place a shorting plug in each row, under the timing number which he desires.

The timing numbers are marked to be the maximum return time for the signal involved (multiplied by 200ns). The minimum time is 200ns below the maximum time. For example, the pins marked "4" will return their signals from 600-800ns after a command is received. The pins marked "0" always return the signal immediately.

Since the XACK timing is tied to the access time of the board, the setting of that plug is suggested to be "3". The setting of the AACK strap will have to be determined by the system designer, using the information presented here.

5. Specifications

Word Size

8 bits

Access Time

450ns, maximum

Baud Rates Programmable

75, 150, 300, 600, 1200, 2400, 4800, 9600, and 19,200

Interrupt Sources

Any "transmitter empty" or "receiver full" condition can trigger an interrupt on any of the eight vectored interrupt lines of the Multibus. Straps for each USART determine whether receiver or transmitter interrupts can come from that chip.

Addressing

This board requires 16 I/O ports, and the base address for these ports can be on any 16 port boundary. Full 16-bit dip-switch I/O addressing is a strap selectable option.

The first eight ports on the board are divided between the USARTS. Each USART gets two consecutive ports, and their functions are as follows:

Address	Input Function	Output Function
0	Receiver Data Reg.	Transmiter Data Reg.
1	Status Register	Command Register

The interval timer uses the next four ports in the following manner:

Address	Input Function	Output Function
0	Read Counter O	Load Counter O
1	Read Counter 1	Load Counter 1
2	Read Counter 2	Load Counter 2

3 No-Operation

Write Control Word

The last four ports have no function on the board, even though the board acknowldeges commands for their addresses.

RS-232 Specifications

The drivers and receivers used on the board are the 1488 and 1489 type. This provides a standard interface for the following lines: TxD, RxD, DSR, CTS, DTR, and RTS.

Interface

All P1 signals meet the IEEE Multibus proposed specification.

Electrical Characteristics

Vcc= +5V +5% Vdd= +12V +5% Vbb= -12V +5% Icc= .85A typ, 1.0A max Idd= .05A typ, .1A max Ibb= .05A typ, .1A max

Physical Characteristics

Dimensions: See the basic Multibus dimensions on the following page. Each edge connector on the top of the board is 1.308" wide, with the right edge of each connector being 1.585", 3.885", 6.185", and 8.485" from the right-hand reference hole.

Weight: 9 oz (255gm)

Ordering Information

Part Number: B1019 Description: Multibus Quad Serial Interface Board



6. Software Driver Routines

The following pages show example driver routines written in Z8000 code. The routines are general purpose in nature, and are not meant to be used directly in any particular application.

FILE 'QUADSER' AS ASSEMBLED BY SYSTEM ON 03-26-80

LINE	ADDR	B1	B5	BЗ	B4	LABEL	OPCODE		OPERAND	CC	MMENIS						
0001	0000000					UN	EQU		8								
0002	000000					Z	FQU		6								
0023	000000					NZ	EQU		ੱਧ								
6664	000000					CY	FQU		E 7								
0005	0000000					NC	EÇU		, Tr								
2005									r T								
	002000					PL	EQU		E								
2207	000000					MI	EQU		न भ रा म								
0008	662666					NE	FQU		Ē								
. 6069	002220					FQ	EQU		6								
0010	002000					07	EQU		4								
2011	200020					NOV	EQU		C								
0012	0000000					GE	EQU		9								
0013	000000					LT	EQU		1								
0214	0.000000					GT	FCU		A								
0015 6616	0000000					LE UGE	FÇU EQU		2 F 7								
	000000								r r								
6017	000000					ULT	EQU		r P								
0018	202202					UGT ULE	FQU FQU		P 3								
<i>2</i> 019	260200					* *	IVU		0								
6.026	866266 626666					FORM	FOU		ØC .								
KQ21 R022	002000					LF	EQU		Ø A								
0023							FQU		6D								
	000000					CR ESC	EQU		1B								
0l24 l025	668666 666666					BS	EQU		6 8								
0026	002202					BSC	EQU		28								
6020	020020					ESV ESV	FCU		ØR								
	020020					ES# FSL	EQU		01								
(28 029	020000					COPC	FQU		10								
2029 2030	002020					COPN	EQU		17								
2020	002022					COPL	FCU		22								
6032	0000000					EDIT	EQU		Ø3								
0032 0033	000000					CONX	ECU		18								
2274	200000					*	TÝU		10								
2035	222222					FLGS	EQU		21								
6625	282868					FCW	EQU		22								
2237	002000					REF	ECU		e 3								
2038	003000					PSEG	FÇU		04								
2639	002002					POFF	EQU		65								
x @ 4 Ø	666666					NSEG	ECU		$arphi \epsilon$								
0041	000000					NOFF	EQU		07								
8842	002000					*											
2243	000000					CRY	FQU		Ø8								
8844	000000					ZRO	EQU		04								
8845	000000					SGN	EQU		82								
2046	200000					PV	FQU		Ø1								
0647	000020					ALL	EÇU		Q.F.								
6648	0000000					*	•.·*										
	626666					*											
	0000000					*											
	000000					INT2	EQU		40	2	ADDRESS	OF FIR	ST PO	RT'S I	DA TA	RECIST	FF
	000000					*											
¢¢53	000000					*			II TRANSM								
	000000					*	IN A RAM	1 BU	FFER 'WH	ICH	IS REAT	BX TH	E INT	EERUP 1			
2055	000200					X :	SERVICE	EOU	DTINE' IF	F THI	E USART	15 BUS	Y TRA	NSMIT'I	LING		

.

FILE 'QUADSER AS ASSEMBLED BY SYSTEM ON 03-26-80

LINE	ADDR H	81 B2	B3	B4	LABFL	OPCODI	2	OPE	RAND	COMME	INTS					
0056 0057	000000 000000				*	OR BY	WRIT	ING	IT DIRI	CTLY	TC THE U	SART IF	IT IS	IDLE.		
0058	0000000 0000000 0000000				*	WHEN H SHOULI				TTINE,	, THE FOL	LOWING	REGISTE	RS		
	ØØØØØØ				*											
0061	303300				*	RL2:					TRANSMIT					
	000000				*	R3:	THE	ADDRI	ESS OF	THE F	PORT'S DA	TA REGI	STEP			
	0000000 000000				*	៣មក ៦/	א דידדור	ידם שו	TTDNC V	ग मामे व	ALL REGIS		www			
	000000				*	Ing av	J0110		TOUND	erru e	IDD NEGIO	ltuo on	VED.			
	000000 9	93 E2			TRDY	PUSH	、	ତା	RR14,R2	2	SAVE THE	REGIST	ERS			
0067	000002 9	93 E3				PUSH			RR14,R3							
	000004 H			07		RR		R	3,#0 3.#3		TWO AFDR			T		
	000006 0 00000A 7			60	TRD1	AND DI		R. a	ు.#ఎ 1		FOUR POR DISABLE			DIIDMC		
	00000C 3					LDRE		R.	,1 12,0UTS	:	LCAD OUT					
	000210 2					BITE		R.	L2.R3		TEST BIT					
0073	000014 H	6 02				JR		Z	L2,R3 ,TRD3		OUTPUT B	UFFER F	MPTY			
	000016 7					ΕI		Ø	,1 N,TRD1		ALLOW IN		S BRIEF	ΓY		
	000018 H			n 0	(E) D) 7	JR		U	N,TRD1 H2.OUTI		CHECK AG			T D T T2		
	00001A 3 00001E 2				1895	LDRE BITB			H2.0011 H2.R3		SEE IF T	RANSMIT	TER IS	1101/12		
	000011 I					JR		7	TRD4		NO					
	200024 2			ØØ		RFSB		RI	H2,R3 UTF,RH2		TURN IT	BACK CN				
	000028 3			68		LDRB		00	UTF,RH2	2	AND STOR		EW STAT	US		
0081	ØØØØ2C 9	97 I3	~~	~~		POP		R	3,0RR14		RESTORE	R3				
0082	00002E 2 000032 3 000036 1	21 02	02 100	27		LD OUTB		н) Г	2,#Ø227 ØØ2 DH3	/	MASK 925	O ITVET	1 ፒለጥፒ	PDULAC	PREVENT	GIITCH
0084	Ø000002 I	A9 30	гю	UL.		INC		R	2.#0221 802.RH2 3,#0	-	GET TO T				1 (11) 9 10 10 1	001100
	000033 3					OUTF		{2	R3.812		START TH					
ØØ86	20003A A	AB 30				DEC		R	3,#Ø R3,RLØ		BACK TO					
	000030 3					OUTB		[9] I	R3,RLØ		SEND OUT	THE BY	ΤE			
	-00003E 8 -000040 3			สว		CLR OUTB		R	2 000 RTS	>	ENABLE A	፲.፲.፲.፲.፲.፲.፲	RRHPTS			
	Ø22244 9			22		POP			2.0RR14		ENNIDE I	1011	11101 10			
6691	000046 7	7C Ø5				EI			,1							
	200048 9					ŭΈŪ		U	1			_				
	00004A 6 00004E 0			ØØ	TRD4	LIP		Ś	OUTH.>(OUTH (I	R3), RLØ	PUT TF	E CHAR	INTO TH	IE BUFFER	
	000041			0.0.		SETB		ק	L2,R3		INDICATE	A CHAR	ACTER I	S WAITI	NG	
	000054 3					ILRP			UTS, RL2		STORE TH					
0097	002058 9	97 I3				POP			3,0ŔR14		RISTORF	TFE REG	ISTIES			
6658	00005A 9	97 E2				POP			2, @RR14				m a			
	00005C 1 00205E 9					EI RET			,1 N		ENABLE I LEAVE	NIERROP	1.2			
	002001 S 000060	SF NO			*	NE 1		0	IV .		DERA E					
0102					*	THIS H	ROUTI	NE W	AITS FO	DR A C	HARACTER	TO BE	RFCRIVE	D		
	000060				*						TATUS BYT					
	000060				*						S GOTTEN			AND		
	000060 202060				*	LUADS	THAL	UHA	RAUTER	WHEN	IT IS AV	WIPURPF	•			
0107	000060				*	P3 SH	DULD	HAVE	THE AT	DRESS	OF THE	USART'S	DATA			
	000060				*						WILL CO					
0109	000060				*	FYTE H	RECEI	VED N	WHEN TH		TINE RET					
ė110	000060				*	REGIST	FRS	ARE S	SAVED.							

PAGE 0002

LINE	ADDR	B1	B2	B3	B4	LABEL	OPCODE	OPERAND	COMMENTS
0111 0112 0113 0114 2115 0115 0117 0118 0119 0120 0121 0122 0121	000060 000060 000062 000068 000068 000068 000072 000072 000076 000076 000076 000076	9137006 7326 7326 8220 800	E2431 Ø1432583483 Ø583483	00 00 0A 00 80	Ø3 26 ØØ 14 ØØ	* RRDY RRD1 RRD3	PUSHL RR AND DI LDRB BITB JP FI JR RESB LTRB LDP	GRR14.R R3.#0 R3.#3 0.1 RL2,INS FL2,R3 NZ,RRD3 0.1 UN,RRD1 RL2.R3 INS.RL2 RL0.401	RR2 SAVF THE REGISTERS TWO ADDRESSES PEP USART FOUR FORTS FER BOARD DISABLE VECTORED INTERPUPTS S LOAD INPUT STATUS FYPE SFE IF CHARACTER IS WAITING BIT SET MEANS YES ENABLE INTERRUPTS FRIFFLY AND TRY AGAIN WE ARE TAKING THE FYPE STORE NEW STATUS IMH>INH(F3) LOAD THE PROFES
2125 2126 2127 2128	0000256 000088 000088 000080	95 70 9F	E2 05 28			*	POPL FI RET	RH2.0RH 0.1 UN	ALLOW INTERRUPTS RETURN
6106	666680	N.K.	K K	A. K.	KI KI	TNE	SHVI	4 4 1 1 1	HOLDS INPUT DATA WAITING FOR REDY HOLDS OUTFUT DATA WAITING WOR INTERNET BIT SET MEANS INPUT CHAR WAITING BIT SET MEANS OUTPUT CHAR WAITING BIT SET MEANS TRANSMITTER IS DISARLED
0135 0136 0137 0137 0138 0139 0140	020097 020097 002097 002097 222097 020097					* * * * *	OCCURS FROM THE STATUS ACCORDINGLY	THE SERI BYTF OF P (.	PE EXECUTED WHEN AN INTERRUPT IAL INTERFACE BOARD. IT POLLS EACH FORT, AND TAKES ACTION
¢141 ¢142 ¢143 ¢144 ¢145 ¢146	000098 000090 000090 000090 000095 000005 000005 000004	91 91 8D 21 A9 30	FØ F2 28 01 19 18	00	40	INTH INTA	PUSHL FUSHL CIR LD INC INB	CRR14,F OFR14,F R2 R1,#IN3 R1,#C R10,CR1	RRØ SAVE ALL REGISTERS RR2 USED TO SET BITS IN STATUS BYPE IO START WITH FIRST PORT GFT THE STATUS ADDRESS 1 READ IT BACK TO TATA ADDRESS SFE IF RECEIVER IS SEADY NO 1 BEAD THE DATA BYTE INH(R2), RHØ SAVE THE BYTE
<pre>%147 %148 %149 %150 %151 %152</pre>	0000000 0000000 0000000 0000000 0000000	AB 46 16 30 61 00	12 81 0A 10 20 90	80	28		DFC BITB JR INE LDB	R1.#0 RL0,#1 2,INTB RH0.0R1 <^INH>1	BACK TO FATA APDRESS SEE IF RECEIVER IS EFADY NO 1 BEAD THE DATA BYTE INH(R2), RHØ SAVE PUE BYTE
2153 2153 2154 2155 2156 2156 2157 2158	0000784 000088 000080 0000000 0000000 0000002 0000002	30 24 32 32 32 5 46 5 5 6	08 02 08 90 90 15 08	FF ØB FF FF	DC ØØ D4 CD	INTB	LDRR SETR LDRB FITB JP LDRB	RL3,1N RL3,82 INS.RL3 RL2,#0 Z,INTC RL3,00	S SET STRIUS EIT 3 SEE IF TRANSMITTER IS EMPTY NO TS IS A CHAR WAITING
0159 0160 0161 0162 0163 0164	000000 000000 000000 000000 000000 00000	26 F6 22 32 5 60 60	02 02 02 02 02 02 02 02 02 02 02 02 02 0	ØB ØB FF 87	00 00 3F		BITB JR RESB LDRB LDB		NC PESET STATUS L3 OUTH: OUTH(R2) TAKE THE CHARACTER
¢165	0000DC	3E	2 10				OUTB	CR1.RH	Ø SFND IT OUT

.

FILE QUADSER AS ASSEMBLED BY SYSTEM ON 03-26-80

LINE	ADDR	B1	B2	B3	B4	LABEL	OPCODE	OPERAND	COMMENTS
0166 0167 0168 0169 0170 0172 0173 0174 0175 0176 0177 0178 0179 0180 0181 0182 0184 0185	0000DE 000E0 000E0 000E6 0000E6 0000E6 0000E2 0000E2 0000E2 0000E2 0000E2 0000E2 0000E2 0000E2 0000E2 0000E2 0000E2 0000E2 0000E2 0000E2 0000E2 0000E2 0000E0 00000E0 000000	E8 A9 3C A6 CØ 3E A9 24 30 A9 Ø B F C 8 A9 95 55 55	ØD 10 20 10 20 10 20 20 10 20 20 10 20 20 20 20 20 20 20 20 20 20 20 20 20	FF 00 FF 00 FØ	A4 ØØ 9C Ø4	INTD INTE	JR INC INB PITB JR LDB OUTB DFC LDRB SETB LDRB INC INC CP JR DI LDB OUTB FOPL POPL	UN, INTC R1.#0 RHC,@P1 RH0,#2 Z,INTF RHC,#26 GR1,RH0 RH0,OUT RH0,R2 OUTF,RH0 R1,#1 R2,#0 R2,#4 NE,INTA 0,1 PL0,#20 F000,RL RP2,QRR RR2,QRR	0 OUTPUT NOW OFF DONT ALLOW DEADLY LOOPS CLEAR ISR OF 8259 14 RESTORE REGISTERS
Ø186	000110	73	00				IRET		

PAGE ØØØ4

7. Schematics

The following pages contain the schematics for the Quad Serial Interface board. A full description of the circuitry is given in the Principles of Operation section of this manual.







