

QUARTERL JOURNAL FOR XILINX PROGRAMMABLE LOGIC USERS ΗE γ



The Programmable Logic Company<sup>SM</sup>

### **InsideThisIssue:**

#### **GENERAL**

Fawcett: PLDs, Pins, PCBs	2
Guest Editorial	3
Foundry Joint Venture	4
Wim Roelandts New CEO	6
Xilinx Ireland Earns ISO 9002	6
Customer Success Story	7
New Product Literature	8
Financial Results	8
Upcoming Events	9
Xilinx Wins Awards in Japan	9
Alliance Program Now On-Line	10
Training Information on Web	10
Introducing SmartSearch	11
Component Availability Chart	
Alliance Program Charts	. 14-16
Programming Support Charts	. 17-19
Development Systems Chart	20

#### PRODUCTS

Introducing the XC4000E/EX	21-23
Low Voltage Line Expands	24-25
Designing with XC9500 CPLDs	
XC4000E in Production	26
DSP Design Contest	26
XC5200 Family on Record Pace	26

#### **DEVELOPMENTSYSTEMS**

LogiCore Modules	27,32
XABEL-CPLD on CD	
Series 8000 Adds Schematics	28-29
New XC7000 Core Software	
PowerGuide	

#### **HINTS & ISSUES**

Selecting a Product Family	33
JTAG Support for XC9500 Family	34-35
FIFO Buffer Design	36-38
Laplacian Filters	38-40
Retargeting in Design Architect	41
FPGA Audio Processing	42-43
Using Decoupling Capacitors	42-43
Questions & Answers	44-47
Technical Support Resources	47
Fax Response Form	48

### PRODUCTINFORMATION

125K Gates: Introducing The XC4000EX FPGA Family

**Extending FPGA capacities beyond** 125,000 gates, Xilinx adds to its powerful series of XC4000-based architectures...



See Page 21



### LogiCore<sup>™</sup> Modules Accelerate Time-to-Market


The LogiCore PCI Interface is the first in a series of pre-implemented and fully verified "drop-in modules" for FGPA designs created to accelerate the already fast development process for FPGA devices...

See Page 27

### DESIGN TIPS & HINTS

### **FIFO Buffer Design** in the XC4000E/EX

Using distributed RAM to build high performance FIFO buffers... See Page 36



### **Exploiting Rapid Reconfiguration** in an Audio Processor

Metalithic Systems' FPGA-based audio authoring system debuts...

See Page 42

Enter the DSP Design Contest. See page 26 for details.


#### FROMTHEFAWCETT

Part 1 of 2

# PLDs, Pins and PCBs

#### By BRADLY FAWCETT $\blacklozenge$ Editor

Change is inevitable. The best system designers recognize this axiom and incorporate tolerance for change into their schedules, design methodologies, and



even the physical realizations of their designs.

Changes can occur during all stages of a product's life cycle. Surveys suggest that as much as 50% of the typical product's development time is spent in the debug/modify/reimplement cycle that

occurs after the first prototype is created. Even if the designer is skilled (and lucky) enough to create a working prototype on the first try, the product specification can change in the meantime in response to changing market conditions. In some cases, products that already have been

produced and sold for months or even years have been modified to extend the product's life (or, heaven forbid, to correct some previously undetected flaw).

Tolerance of change is one of the prime attractions of program-

mable logic devices. With PLDs, design changes can be implemented quickly and easily, especially as compared to custom and semicustom IC technology. However, when it comes to tolerating changes, printed circuit boards (PCBs) are more like custom ICs than PLDs. To modify a PCB, new drawings (masks) must be created, and new prototypes must be manufactured, with all the associated expenses and delays. Thus, to garner the true benefits of the adaptability of programmable logic, programmable logic device architectures should isolate the PCB design from logic changes that occur within the device. As a result, two concepts that should be of primary concern to PLD users are pinlocking and footprint compatibility.

Pin-locking refers to the ability to establish a fixed pin location for all the signals entering and leaving a PLD so that the PCB layout, in turn, can be fixed. Since PCB design and production is often a critical path in product development, most designers would prefer to lock PLD pin locations early in the design cycle. However, with some PLDs, this can be a risky proposition; the chosen pinout may prove to be less than optimal after the implementation of the inevitable design changes, leading to decreased performance, or, in the worse case, a design that

••Tolerance of change is one of the prime attractions of programmable logic devices." cannot be implemented at all due to routing limitations within the PLD. Designers that used the earliest generations of CPLDs and FPGAs may recall that PLD manufacturers routinely warned their users not to begin their

PCB design until the PLD design was completed and debugged. This reputation, established in the early days of high-density PLDs — that is, that design changes can be difficult or impossible to implement without changing the device pinout lingers on today (and deservedly so, for some of our competitors' offerings!).

However, those days have long passed for Xilinx FPGA and CPLD devices.

# XCELL

Please direct all inquiries, comments and submissions to:

Editor: Bradly Fawcett

#### Xilinx, Inc.

2100 Logic Drive San Jose, CA 95124 **Phone:** 408-879-5097 **FAX:** 408-879-4676 **E-Mail:** brad.fawcett@xilinx.com

©1996 Xilinx Inc. All rights reserved.

XCELL is published quarterly for customers of Xilinx, Inc. Xilinx, the Xilinx logo and XACT are registered trademarks; all XC-designated products, UIM, HardWire, XACTstep and XACT-Performance are trademarks; and "The Programmable Logic Company" is a service mark of Xilinx, Inc. All other trademarks are the property of their respective owners.



#### **GUESTEDITORIAL**

### In-System Programming and Flash Technology for CPLDs

**By NICK KUCHAREWSKI** • Vice President, EPLD Division

The latest wave of complex programmable logic devices (CPLDs) has been targeted at an emerging applications area: In-System Programmability (ISP). In-system programmable CPLDs allow the user to mount an unprogrammed device on the PC board, then program the device as part of the manufacturing flow. This greatly eases the handling problems associated with fine pitch packages such as the popular plastic quad flat pack (PQFP). But this is far from the only advantage of ISP CPLDs.

Designers can use ISP devices to meet a wide range of needs — from facilitating an integrated design, program, and test environment that allows easy prototyping and system debug, all the way to providing the ability to upgrade a design in the field through CPLD reconfiguration. Of course, manufacturing support must be provided for integrated device programming and board-level test. We refer to supporting this range of user requirements as "supporting the total product life cycle" with in-system programmable CPLDs. As more and more users begin to take full advantage of ISP capabilities during all stages of a product's life, the use of ISP CPLDs will continue to increase. In turn, CPLD manufacturers will need to offer device architectures and development tools that support this full range of user needs in order to remain competitive.

#### Introducing the FastFLASH<sup>TM</sup> XC9500<sup>TM</sup> Family

The XC9500 family is the first CPLD family specifically developed to meet all the typical user requirements for in-system programmability. Xilinx used those requirements to drive the XC9500 development process, including basic device architecture decisions and process technology choices. Let's take a closer look at some of these requirements, and their impact on the CPLD.

As mentioned in Brad Fawcett's editorial (*see page 2*), the flexibility of ISP is enhanced by the ability to fix the chip pinouts ("lock the pins") while continuing to implement design changes. Obviously, the reconfiguration of CPLDs already in the field requires maintaining fixed pinouts to be successful. The approach we have taken to solving this challenge is quite complex and involves several architectural innovations as well as improvements to the optimization and fitter software. The result is the industry's best pin-locking CPLD.

Many users require complete support of industry-standard IEEE 1149.1 JTAG boundary scan test capabilities. By including the in-system programming control within the JTAG controller, both board test and device programming are accomplished with a single interface, and in an integrated environment. This greatly simplifies the manufacturing engineering requirements. The XC9500 is the only CPLD to include support for JTAG instructions such as INTEST and USERCODE. The INTEST instruction is used to test internal logic after device programming on the PC board,



•

•

**66**The XC9500 family is the first CPLD family specifically developed to meet all the typical user requirements for in-system programmability. **9** 

Continued on the next page



### Xilinx Enters Into Joint Venture for Foundry Capacity

In a joint venture with United Microelectronics Corporation (UMC) and others, Xilinx has invested a 25% equity stake in a semiconductor manufacturing facility in Hsin Chu City, Taiwan.

Xilinx is one of more than 100 semiconductor companies that use independent silicon "foundries" rather than their own wafer fabrication facilities. Being "fabless" allows the company to focus on what Xilinx does best — the design and marketing of programmable logic devices. Xilinx transcends the scope of traditional customer-supplier relationships by employing its own process experts, who work closely with our foundry partners in the development and implementation of process technology improvements.

The Taiwan facility will ensure a steady and reliable supply of product as the demand for programmable logic devices continues to grow. Starting its two-year ramp up cycle in early 1996, the factory will produce eight-inch wafers using submicron CMOS processes. In the meantime, UMC will provide Xilinx with interim capacity at its other facilities in Taiwan.

Xilinx will maintain its existing foundry partnerships with Seiko Epson, Yamaha, Taiwan Semiconductor Manufacturing Company (TSMC) and IC Works. While the UMC investment marks the first time Xilinx has taken an equity position in a foundry, it is not the first Xilinx investment involving its foundry partners. For example, in early 1994, Xilinx helped fund Seiko Epson's expansion of an IC facility in Sakata, Japan.

"This new venture ensures foundry capacity of leading-edge process technologies to meet the rising demand for FPGAs," noted Xilinx CEO Bernie Vonderschmitt. "This agreement, combined with our other foundry partnerships, favorably positions the company to meet customer demand to the end of the decade." ◆

#### **GUESTEDITORIAL**

Continued from the previous page

while the USERCODE function allows the user to "program in" information such as version numbers, assembly locations, or dates as part of the manufacturing process.

#### Flash Process Technology

An easy-to-use, integrated design and programming environment allows designers to implement multiple design iterations per day. This can translate into a need to support hundreds, and perhaps thousands, of program-erase cycles. Flash process technology provides this capability, with margin to spare. The Xilinx proprietary FastFLASH Technology is the industry's first 5-volt flash technology developed specifically for CPLD applications. It is an extension of industry-standard flash memory technology, and offers the proven reliability of 10,000 program-erase cycles — a factor of up to 100 times more than competing ISP CPLDs.

The benefits of flash technology extend beyond program-erase endurance. The flash memory cell provides the basic programmable "switch" in the XC9500 CPLDs. The size of the flash memory cell is about 1/3 that of other non-volatile technologies, allowing the implementation of many more "switches" in the same chip area. These added resources lead to improved routability and pin-locking capability.

In-system programmability is an increasingly important requirement for CPLDs. The needs of ISP CPLD users extend beyond easier handling of PQFP packages to more complete support of "the total product life cycle." The architecture, process technology and development tools of the XC9500 FastFLASH family meet these needs, allowing users to take full advantage of the flexibility of ISP technology. ◆

#### THEFAWCETT

#### Continued from page 2

Pin-locking is not an issue with Xilinx CPLDs. The XC7300 and XC9500 CPLD families offer the ultimate in pin-locking capability, with 100% connectivity through the CPLD's internal switch matrix. Thus, any I/O pin can be connected to any function block input or output, regardless of utilization levels. Design changes internal to the CPLD will seldom force pinout changes.

While the Xilinx FPGA families cannot provide the same guarantee of full connectivity offered by the Xilinx CPLDs, the latest generations do provide a high degree of flexibility in their I/O connections. All recent Xilinx FPGA architectures, including the XC5200, XC4000E, XC4000EX, XC6200, and XC8100 families, embrace the VersaRing<sup>™</sup> concept introduced in the XC5200 family. Simply put, these FPGAs include an extra layer of routing resources along the perimeter of the logic array to increase routing flexibility between the internal array and the I/O blocks. User feedback is confirming that these devices deliver on the promise of allowing lastminute design changes without changes to the I/O pin locations.

Actually, this capability also is present to a large degree in the "older" XC4000 series FPGAs. The popular XC4000 family was the subject of the only independent research study (that I know of) that examined pin-locking in FPGA architectures. As reported at the 3rd Canadian Workshop on Field-Programmable Devices last May, researchers at the University of Toronto implemented sixteen different designs in XC4000 devices. The designs were first routed with no placement constraints, then with "bad" pin constraints (wherein signals that were assigned to adjacent pins in the unconstrained design were now assigned to opposite ends of the device), and, lastly, with a randomly-generated pin

placement. In every case, the designs routed to completion, albeit with a slight performance impact; the average signal delay increase was less than 5% for the "bad" constraints and 3% for the random constraints. Significantly, the researchers concluded that "Fixed pin assignment does impact routability significantly, because the amount of routing resources used was increased, but the Xilinx XC4000 series architecture provided sufficient resources to handle the increased demand". Inciden-

tally, a major competitor's FPGA family — the only other device included in the study — did not fare nearly as well; several designs were unroutable with bad or random pin constraints, and the researchers recommended that users of that FPGA "should leave about 20% of the logic elements and I/O pins free to avoid routability problems due to pin constraints."

In conclusion, while "intelligent" placement of I/O pins is still recommended, Xilinx FPGA and CPLD devices are quite tolerant of design changes without forcing the redesign of the PCB layout. This facilitates an early

release of the PCB design and eases the debugging process, thereby accelerating time-to-market, and accommodates the inevitable changes that occur throughout a product's total life cycle.

In the next issue, part 2 of this article will examine the benefits of footprint compatibility both within and across Xilinx PLD product families.

•These FPGAs include an extra layer of routing resources along the perimeter of the logic array to increase routing flexibility between the internal array and the I/O blocks. User feedback is confirming that these devices deliver on the promise of allowing last-minute design changes without changes to the I/O pin locations."

# Wim Roelandts New Xilinx CEO



New Xilinx CEO Wim Roelandts

In late January, Bernie Vonderschmitt retired as Chief Executive Officer of Xilinx. His successor is Willem "Wim" Roelandts, a 28-year veteran of Hewlett-Packard. Vonderschmitt, 72, who co-founded Xilinx in 1984, remains with the company as chairman of the board of directors, and continues to be active in the business affairs of the company.

Roelandts joined HP in 1967 as a service engineer in his native Belgium and most recently served as a senior vice president in Hewlett-Packard's Computer Systems Organization. He was responsible for all aspects of the computer systems business worldwide, including research and development, manufacturing, marketing and sales.

"Wim Roelandts is a seasoned veteran who possesses the right mix of leadership and management skills to guide Xilinx through its next period of growth," Vonderschmitt stated. "Employees, customers, and shareholders can be confident he is the right man to take the helm at Xilinx."

### Xilinx Ireland Earns ISO 9002 Certification

Xilinx Ireland, the new manufacturing facility in Dublin, was awarded ISO 9002 certification in November. The Xilinx manufacturing facility in San Jose, California, obtained ISO 9002 certification last October. The ISO quality standards were developed by the International Organization for Standardization, a Geneva-based organization with representatives from 91 countries.

As noted by Derek Kernan, quality manager at Xilinx Ireland, "The ISO standard is widely-recognized in Europe and is a very good means of measuring the quality of our processes and the extent to which the development of the company is keeping pace with our overall strategy. Acquiring ISO certification has made us look at all our processes and all our customers' requirements and understand what we can do better. For us, it represented a good external measure of the value and quality of our systems."

Xilinx Ireland, the company's first wholly-owned manufacturing facility outside of the United States, produces and distributes component products for Europe and other international markets. More than one million FPGA devices were shipped from Xilinx Ireland within the first six months of operation. The facility will

> eventually replicate all the activities of the company headquarters in San Jose, with the exception of field sales and marketing.

The first group of Xilinx Ireland's software engineers has returned from training in California and has begun development work in Ireland. More than 80 staff members are now employed in Dublin. ◆

The team of Xilinx Ireland



### **30-Day Design Cycle With XC8100 FPGA Family**

Design engineers at SIXNET (Clifton Park, NY), a manufacturer of industrial control equipment, faced a daunting challenge: to build a new I/O module (from concept to installation at a customer's site) within eight weeks.

The device, a digital counter board, was required to provide position and/or velocity information for eight independent incoming signals. The digital count signals can be used singly to provide total count or velocity information, or in pairs to provide quadraturedecoded position information. Typical applications are flow metering (where a small turbine pulses at a rate proportional to the flow of a liquid) and position measurement (where a quadrature decoder tracks the motion of precision machinery).

All previous designs at SIXNET had employed 22V10 (or smaller) PLDs, using equation-based design entry as the primary development tool. While time restrictions dictated the use of programmable logic, severe space limitations drove the need for a more highly-integrated, single-chip solution. The SIXNET design team quickly narrowed its choices to a competitor's SRAM-based FPGA or the Xilinx XC8100 FPGA family.

The main elements of the design include registers to capture and synchronize incoming data, state machines for quadrature decoding, and eight 16-bit counters and latches used for position and velocity measurement. The outputs of the counters and state machines are multiplexed and output on an 8-bit bus. The clock frequency is a modest 4 MHz.

SIXNET engineers quickly discovered that it would be difficult to fit the design using the relatively large logic blocks of the SRAM-based FPGA. The counter logic is register-intensive, requiring very little logic between flip-flops, resulting in substantial "wasted" logic in each logic block. Similarly, the wide multiplexers were not a "good fit," requiring the use of many blocks, but with relatively low utilization of the logic in each block. (These problems would have been even more prevalent in the combinatorial-intensive architecture of a CPLD device.)

The same design was easily implemented in a less-expensive XC8103 FPGA. In the XC8100 FPGA architecture, each fine-grained logic cell can implement either combinatorial or sequential logic, allowing high utilization regardless of the unequal mix of combinatorial functions and flip-flops. The counters were implemented as ripple counters, both to minimize area and avoid switching noise; the flexible clocking structure of the XC8100 architecture enabled this approach. An inter-


nal quad latch with output enable — a primitive in the XC8100 library was used to latch and multiplex the eight counters onto a common bus, eliminating the multiplexing logic needed with the competitor's product.

The design was entered and implemented on a PC

using a Viewlogic schematic editor and the Xilinx XACT*step*<sup>TM</sup> Series 8000 development system, respectively. "The transition from equation entry to Viewlogic schematics was easy, " claims Dave Ellis, vice president of Engineering at SIXNET. "It was just like doing the schematic for a printed circuit board. The XC8100 tools were very easy and intuitive to use. We were able to complete the design phase from concept to a working board in less than four weeks, including learning the Viewlogic and XC8100 design tools." The controller fits on a compact 3.3"x4.3" circuit board.

In conclusion, Mr. Ellis noted, "The Xilinx XC8103 was by far the most cost-effective solution for our needs."

## <u>SIXNET</u>°



### New Product Literature

Learn about the newest Xilinx products and services through our extensive library of product literature. The most recent pieces are listed below. To order or to obtain a complete list of all available literature, please contact your local Xilinx sales representative.

me	DESCRIPTION	NUMBER
FPGAs		
XC4000EX Overview	Features & Benefits	#0010284-01
XC4000 Data Sheet	Technical Data	#0010278-01
XC4000E Data Sheet	Technical Data	#0010274-01
Xilinx XC5200 vs. Altera FLEX 8000A FPGAs White Paper	Technical Data	#0010270-01
LogiCore PCI Target Interface for 4000E FPGA Data Sheet	Technical Data	#0010288-01
XC3100L Data Sheet	Technical Data	#0010285-01
Design Migration from XC3000/XC3000A to XC5200	Technical Data	#0010275-01
EPLDs		
XABEL-CPLD Overview	Features & Benefits	#0010277-01
XABEL-CPLD Evaluation Software	CD-ROM	#500354
XC9500 Data Sheet	Technical Data	#0010280-01
XC9500 Applications Guide	Technical Data	#0010286-01
Development Systems		
XACT step Advanced Development System Overview	Features & Benefits	#0010271-01
XACT step 5.2 Overview	Features & Benefits	#0010289-01

#### **FINANCIAL RESULTS**

### Revenue Grows by 58%

Xilinx sales revenues achieved a record \$144.1 million for the third quarter of fiscal year 1996 (ended December 31, 1995). This is 58% larger than the same quarter in fiscal year 1995. It shows a 2% increase from the second quarter of fiscal year 1996. This quarter's performance was affected by a slowdown in bookings, particularly in the early portion of the quarter.

Growth was particularly strong for the new XC5200 FPGA family. Revenues from this family have "ramped up" faster than any other new product family in Xilinx history.

Sales revenues for the first nine months of fiscal 1996 totaled \$411.1 million, an increase of 67% from the comparable period last year.

Looking ahead to the next quarter, CEO Bernie Vonderschmitt stated that, "We are encouraged by recent indications of a return to more normal bookings. Customer inventory corrections that we witnessed this past quarter appear to be mostly completed. Most importantly, we are encouraged by the new products that we have recently introduced, which will begin to contribute meaningful reveunes in calendar 1996."

Founded in 1984, Xilinx is the world's largest supplier of programmable logic devices. Xilinx stock is traded on the NASDAQ exchange under stock symbol XLNX.

Sales revenue up 58% over same quarter in 1995!

Fast XC5200 FPGA family production ramp up!

# Xilinx and XC8100 Receive Excellence Awards in Japan

Hitachi, Ltd. bestowed the prestigious "Hitachi Award for Excellence" on Xilinx in December. Eiji Aoki, deputy general manager of Hitachi's Telecommunications Division, presented the award to representatives of Xilinx KK in Japan.

The XC8100 FPGA was a finalist in the "ASIC of the Year" competition sponsored

by Sanyo Times Ltd., publisher of *The Semiconductor Industry News*, a weekly journal. The prize is awarded for products or technologies developed using EDA/ ESDA technology. The XC8100 FPGA family was awarded third place in a field of more than 110 entries. ◆

#### **UPCOMING EVENTS**

Look for Xilinx technical papers and/or product exhibits at these upcoming industry forums. For further information about any of these conferences, please contact Kathleen Pizzo (Tel: 408-879-5377 FAX: 408-879-4676).

International IC Conference	Advanced PLD & FPGA Conference
Mar. 27-29	May 15
Shanghai, China	London, UK
DOL (AZ	·····································
PCI '96	Canadian Workshop on Field Pro-
Apr. 14-18	grammable Devices
San Jose, California	May 20-21
	Toronto, Canada
Digitronics	
Apr. 17-18	Design Automation Conference (DAC)
Birmingham, UK	June 3-7
IEEE Symposium on FPGAs for Custo	om Las Vegas, Nevada
<b>Computing Machines (FCCM)</b>	
Apr. 17-19	Intertronic
Napa, California	June 4-7
Napa, Camonna	Paris, France
Custom IC Conference (CICC)	和城区 计正式计算机 计文字系统 机转换路线 众
May 5-8	12%% 女人名法国东住马法法德德国法法的举举
San Diego, California	1.1.1.素的七弦龙门竹环弦方枪路管船发袖
	后,2000年,夏天于打到夏安美国公司在11年级后,
	1 一下在海南部门建筑被留然发展的做新馆
	1.4.2.多见正弦曲杆化设态始终也加杆发转的
	1品法领望的众效11名法众应及努力11
	1 Martin Martin Martin Martin Martin

# **Xilinx Alliance Goes On-Line**

he Xilinx Alliance has been going strong for six years, and 1996 promises to be the most exciting year ever. In addition

to bringing you more world-class tools for your world-class products, we will provide easier and innovative ways to find out about the wide variety of high-quality, thirdparty design tools available through the Alliance.

One example is WebLINX, the Xilinx site on the World Wide Web. In March, the Xilinx Alliance will go on-line. An initial listing of our Alliance partners will allow you to

easily search our web pages (and our partners' pages) for product and contact information. The Xilinx SmartSearch and SmartSearch Agents utilities (see related article at right) will allow you to quickly find the information you need - whether it be product functionality, updates, or compatibility data.

As of February, the Xilinx Alliance includes more than 80 partners who have been selected for their contribution to Xilinx development systems and their ability to provide the widest variety and highest quality of design/programming


tools for Xilinx programmable logic. These vendors offer well over 100 products, including schematic editors, logic synthesis tools, simulators, third party cores, reconfigurable computing products and device programmers. (See Alliance Program EDA tool vendor and product list on pages 14-16.)

The breadth and depth of the Xilinx Alliance is not accidental. Today's programmable logic users are required to complete ever more complex and dense designs more quickly than ever before. Xilinx has recognized those needs by adopting an open systems approach to enable engineers to select the best tools for the task at hand.

So come visit Xilinx and our Alliance partners on the World Wide Web. E-mail your comments to alliance@xilinx.com. Tell us about what products you are building, what tools you are using and what tools you need - we will continue to offer you the best programmable logic development solution anywhere. The Xilinx Alliance is dedicated to your success by bringing together complete development solutions for your needs. With Xilinx programmable logic and the Xilinx Alliance, the possibilities are limitless.  $\blacklozenge$ 

Xilinx is adding new training courses and scheduling additional locations in 1996! To get the latest information on available classes, use the Xilinx site on the World Wide Web (http//www.xilinx.com). From the home page, select Customer Support and then Training Classes. You can even register for classes on-line.

Both schematic-based and synthesis-based three-day introductory classes are offered. In January, Xilinx began offering a series of one-day update classes on XACT step<sup>™</sup> v6, targeted at customers familiar with XACT® 5.0. Watch the web site for new training class support as new products are introduced.



Wallace Westfeldt is the

manager of the Xilinx Alliance Program. He can be

reached by telephone at 303-

wallace.westfeldt@xilinx.com.

**Alliance Program** 

alliance@xilinx.com

See pages 14-16

**Vendors and Contacts** 

**Alliance Program E-Mail:** 

413-3280 or by E-mail at



# Introducing WebLINX SmartSearch

The Best Programmable Logic Related Web Searching

From WebLINX, the Xilinx site on the World Wide Web, you can now search and monitor the Web like never before. WebLINX *SmartSearch* is the most effective web search engine for finding information related to programmable logic. WebLINX *SmartSearch* Agents will proactively inform you when new Web information becomes available that meets your specific interests.

#### SmartSearch provides:

• Selective Multi-site Indexing WebLINX SmartSearch spans multiple

sites, not just the Xilinx site. You get "one-stop" searching of leading industry magazines such as *EE Times* and *Electronic News*, all the major EDA companies, and programmable logic-related organizations, universities and distributors. Unlike generic search engines, WebLINX *Smart*Search yields better results by only searching known content-rich sites.

For example, if you enter "PCI" in the search engine Lycos, you get pages on Berkeley UNIX pci structs and the PCI home page for geographic management software. With WebLINX *Smart*Search, you'll get more pertinent results like Synopsys' PCI Design Kit, NuHorizons' Technical Forum, the PCI SIG Group, and more.

#### • User-selectable Search Domain

WebLINX *Smart*Search allows greater control by letting users search by specific site location, such as Xilinx or Cadence. For example, you can search for "Power Dissipation" at only the EDN and Cadence web sites by entering the keywords and selecting the EDN and Cadence checkboxes before starting your search.

#### • Intra-site Searching

You can even search specific sources within a site. For example, you can search for "counters" and "XC3000A" within Xilinx Application Notes only. Simply type in "counters, XC3000A" and select the Application Notes checkbox.

#### • SmartSearch Topics

When you select topics<br/>such as "CPLD" by select-<br/>ing one of the listed<br/>check-boxes, WebLINXSmartSmartSearch will auto-<br/>matically search for all<br/>related keywords and<br/>phrases like "Program-<br/>mable Logic Device" and<br/>"EPLD," so that you don't<br/>miss results you might<br/>want. Alternatively, you<br/>can also specify literal<br/>keywords and phrases that must match<br/>precisely to make the results list.Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/>Smart<br/

#### **Proactive User Notification**

Say you're interested in the new Xilinx XC9500 family, for example. WebLINX *Smart*Search Agents will monitor the Web for XC9500 information and notify you automatically when new or modified documents become available. You can train WebLINX *Smart*Search Agents to watch for specific information at specific sites or at all of them!

SmartSearch and SmartSearch Agents are the first web information retrieval tools of their kind in any industry. Check them out by visiting our home page at http://www.xilinx.com and selecting the Search button.

#### Xilinx Web Site:

http://www.xilinx.com

**Generation** SmartSearch Agents are the first web information retrieval tools of their kind in any industry. Check them out by visiting our home page at http://www.xilinx.com."

> We're counting on you to keep our search engine useful — if there's a good web site that we're not indexing or a new topicspecific search form you'd like to see, let us know by sending e-mail to webmaster@xilinx.com.

COMPONENT AVAILABILITY CHART																																				
PINS	TYPE		XC3020A	XC3030A	XC3042A	XC3064A	XC3090A	XC3020L	XC3030L	XC3042L	XC3064L	XC3090L	XC3142L	XC3190L	XC3120A	XC3130A	XC3142A	XC3164A	XC3190A	XC3195A	XC4003E	XC4005E	XC4006E	XC4008E	XC4010E	XC4013E	XC4020E	XC4025E	XC4028EX	XC4036EX	XC4044EX	XC4052EX	XC4062EX	XC4085EX	XC40125EX	
	PLASTIC LCC	PC44								'						۲		Ц														L		L		
	PLASTIC QFP	PQ44								Ľ'								Ц		4												L	L	L		
44	PLASTIC VQFP	VQ44						Ľ		Ľ		$\Box$						Гļ															L			
	CERAMICLCC	WC44								[_'		$\square$			[																[			Ľ		
48	PLASTIC DIP	PD48								$\Box'$																										
64	PLASTIC VQFP	VQ64								,[]'						۲																				
	PLASTIC LCC	PC68	٠							[]					۲																					
68	CERAMIC LCC	WC68									$\square$																									
	CERAMIC PGA	PG68																														$\square$	$\square$		$\square$	
	PLASTICLCC	PC84																													$\vdash$	$\square$	$\vdash$	$\square$	$\square$	
84	CERAMICLCC	WC84			Ĩ		T	F	-	1					-					Ť		V									$\vdash$	$\square$	$\square$		$\vdash$	
	CERAMIC PGA	PG84			•			$\vdash$	$\square$	$\vdash$	$\vdash$	$\square$				•	٠	$\vdash$													$\vdash$	$\vdash$	$\vdash$	$\vdash$	$\left  \right $	
	CERAMIC QFP	CQ100						H	$\vdash$	$\vdash$	$\vdash$	$\square$			•		•	$\vdash$						$\square$		$\square$		$\square$	$\vdash$		$\vdash$	$\vdash$	$\vdash$	$\vdash$	$\vdash$	
	PLASTIC PQFP	PQ100						$\vdash$	$\vdash$	$\vdash$	$\vdash$	$\vdash$						$\vdash$	-										-		┢	$\vdash$	$\vdash$	$\vdash$	$\vdash$	
100	PLASTICTQFP	TQ100						$\vdash$	$\vdash$	+-'	$\vdash$	$\vdash$			•			$\left  \right $	-	-	•								$\vdash$		┢	$\vdash$	┢	$\vdash$	┝	
100	PLASTIC TQFP PLASTIC VQFP	VQ100		$ \rightarrow $		$\square$		$\vdash$		+	$\vdash$	$\vdash$			$\vdash$			$\left  \right $	-										-	$\vdash$	-	$\vdash$	$\vdash$	-	$\vdash$	
-								$\vdash$	•		$\vdash$	$\vdash$					•	$\vdash$	-		•									$\vdash$	┢	$\vdash$	+	$\vdash$	┝	
100	TOP BRZ. CQFP	CB100						-	+	+-'	$\mid \mid \mid$	$\square$			•			$\vdash$	_	-	-								$\vdash$		╞	╞	$\vdash$	╞	┢	
120		PG120						-	+-'	⊢'	$\square$	$\square$				$\square$	$\vdash$	$\square$	_	-	٠								$\vdash$		╞	$\vdash$	$\vdash$	╞	╞	
132	PLASTIC PGA	PP132						-	<u> </u>	<u> </u> '	$\square$	$\square$				$\square$	۲	•	_	-											$\vdash$	$\vdash$	$\vdash$	╞	<u> </u>	
	CERAMIC PGA	PG132			•			'	<u> </u>	⊥_'	$\square$	$\square$				$\square$	۲														Ļ	╞	$\vdash$	Ļ	<u> </u>	
144	PLASTICTQFP	TQ144			•					<b>♦</b>	•		۲	٠			۲					٠	۲													
	CERAMIC PGA	PG144								$\perp$								Ц																L		
156	CERAMIC PGA	PG156																				۲	٠													
160	PLASTIC PQFP	PQ160								$\bot'$								۲	۲	۲		♦	۲	♦		♦										
164	CERAMIC QFP	CQ164								[_'																			[		[	Γ_	T_	T_	<u> </u>	
104	TOP BRZ. CQFP	CB164								[]								$\square$	۲	۲												$\Box$	$\Box$	$\Box$		
475	PLASTIC PGA	PP175									$\square$								۲	۲												$\square$		Γ		
175		PG175																	۲	۲											$\square$	$\square$	$\square$		$\square$	
176	PLASTICTQFP	TQ176							$\square$										•	Ť											$\square$	$\square$	$\square$	$\square$		
184	CERAMIC PGA	PG184					Ì	$\square$	$\square$	+	$\square$																				$\vdash$	$\vdash$	$\vdash$	$\vdash$	$\square$	
191	CERAMIC PGA	PG191						$\square$	$\vdash$	$\square$	$\vdash$					$\vdash$															$\vdash$	$\square$	$\vdash$	$\vdash$	$\vdash$	
196	TOP BRZ. CQFP	CB196						Ľ	$\vdash$	$\vdash$	$\vdash$	$\vdash$			-	$\left  \right $		$\vdash$											$\vdash$		$\vdash$	$\vdash$	$\vdash$	$\vdash$	$\left  \right $	
100	PLASTIC PQFP	PQ208						Ľ	$\vdash$	$\vdash$	$\vdash$	$\vdash$			$\vdash$	$\vdash$		$\vdash$	٠										$\vdash$		┢	$\vdash$	$\vdash$	$\vdash$	$\vdash$	
208	METAL MQFP	MQ208		$\square$				$\vdash$	$\vdash$	$\vdash$	$\vdash$	$\vdash$			$\vdash$	$\vdash$		$\vdash$	•	-		▼	•	•	•	•			$\vdash$		┢	$\vdash$	$\vdash$	$\vdash$	┝	
200	HI-PERFQFP	HQ208						Ł	+	$\vdash$	$\vdash$	$\vdash$			$\vdash$	$\left  \right $		$\vdash$	$\neg$		-									-	$\vdash$	+	+	+	+	
002	CERAMIC PGA	HQ208 PG223			P			$\vdash$	+-	+-'	$\vdash$	$\vdash$			-	$\vdash$		$\vdash$	$\neg$		-								*			+	+	+		
223					P			$\vdash$	+-	+-'	$\vdash$	$\vdash$			$\vdash$	$\left  \right $		$\vdash$	$\neg$	٠	-						٠	•	$\vdash$		-	$\vdash$	+	$\vdash$	-	
225		BG225						$\vdash$	+	+-'	$\vdash$	$\vdash$			-	$\vdash$		$\vdash$	$\rightarrow$		4				•				-		-	$\vdash$	+	$\vdash$		
- 22		WB225							+	<u> '</u>	$\vdash$	$\square$				H		Щ	$ \rightarrow $										$\vdash$		$\vdash$	$\vdash$	$\vdash$	$\vdash$	–	
228		CB228						4	+	<u> </u> _'	$\vdash$	Щ				[ ]		$\square$	$\neg$										$\vdash$		<u> </u>	$\vdash$	$\vdash$	$\vdash$	⊢	
-	PLASTIC PQFP	PQ240						4	<u> </u>	<u> </u> '	$\square$	Ц				$\bigsqcup$		Щ								٠	٠	٠				$\vdash$	$\vdash$	$\vdash$	<u> </u>	
240	METAL MQFP	MQ240							$\perp$	<u> </u> '	$\square$	Ц				Ц		Ц																		
	HI-PERFQFP	HQ240								<u></u>		Ц						Ц								۲	۲		*							
299	CERAMIC PGA	PG299								Ľ'		Ц						Ц											*							
304	HI-PERF.QFP	HQ304								['								ГЦ										۲	*	*		L	L	L	Ľ	
352	PLASTIC BGA	BG352								[_'	$\left[ \right]$				<b>[</b> _	[ ]		[]											*		<b>[</b> _	Γ_	Γ_	Γ_	Γ_	
411	CERAMIC PGA	PG411								[ ]						$\square$		$\square$												*	*	$\Box$	$\square$	$\Box$		
432	PLASTIC BGA	BG432	$\square$		$\square$	$\square$	$\square$																						$\square$			*				
499	CERAMIC PGA	PG499		$\square$	$\square$	$\square$					$\square$																							*		
596		BG596							$\square$		$\square$																				$\vdash$	*				
· ·	Product curren	• • •		na	~			 	-		}=I	No		inc			icc		 مf ۱											-	L	•	•	L.		

◆ = Product currently shipping or planned

New since last issue of XCELL

PLASTICLCC         PC44         Image: Constraint of the cons												3F	<u></u>	JA	R	Y	19	9	6_									
44       PLASTIC CVGP       VQ44       ●	PINS	TYPE	CODE	XC4005L	XC4010L	XC4013L	XC5202	XC5204												XC73144	XC8100	XC8101	XC8103	XC8106	XC8109	XC95108	XC95216	XC9536
44       PLASTIC VGFP       VQ44       ◆       ●		PLASTIC LCC	PC44									۲			•	♦					*							۵
CERAMICLICC       WC44       WC44       Image: Constraint of the second seco		PLASTIC QFP	PQ44													•												
48       PLASTIC VORP       VQ64         64       PLASTIC VORP       VQ64         76       CERAMIC LCC       VC68         76       CERAMIC LCC       VC68         76       CERAMIC CCC       VC64         76       PLASTIC CCF       PC100         70       PLASTIC CCFP       PC100         70       PLASTIC VORP       PC100         70       PLASTIC VORP       PC100         7100       PLASTIC VORP       PC100         7120       CERAMIC PGA       PG12         7131       CERAMIC PGA       PG12         7141       PLASTIC VORP       PC160         7152       CERAMIC PGA       PG14         7164       PC144       PC144         7175       CERAMIC PGA       PG14         7176       CERAMIC PGA       PG14         7177       CERAMIC PGA       PG14	44	PLASTIC VQFP	VQ44																									
64       PLASTICUCGP       VG64         PLASTICLCC       PC68         68       CERAMICLCC       WC68         CERAMICLCC       WC64         PLASTICLCC       PC68         PLASTICLCC       PC64         CERAMICLCC       WC64         CERAMICLCC       WC64         CERAMICLCC       WC64         CERAMICLCC       WC64         CERAMICLCC       WC64         CERAMICLCC       WC64         CERAMICCAC       WC64         CERAMICCAC       WC64         PLASTICUCC       PC66         PLASTICYOPP       PO100         PLASTICYOPP       PO1100         PLASTICYOPP       PO1101         PLASTICYOPP       PO1114         PLASTICYOPP       PO1101         PLASTICYOPP       PO1101         PLASTICYOPP       PO1101         PLASTICYOPP       PO1101         PLASTICYOPP       PO1101		CERAMIC LCC	WC44									۲			♦	♦												٠
PLASTICLC         PC68         ◆         ◆         ◆         ◆         ◆         ◆         ◆         ◆         ◆         ↓         <	48	PLASTIC DIP	PD48																									
68       CERAMIC PCA       PO68       ●	64	PLASTIC VQFP	VQ64																									
CERAMIC PGA       PG68       ●		PLASTIC LCC	PC68										•				•	•										
PLASTICLCC       PC84       ◆       ●	68	CERAMIC LCC	WC68										۲				۲	۲										
84       CERAMIC LCC       WC84       ▲		CERAMIC PGA	PG68																									
CERAMIC CPGA       PG84       CERAMIC CPF       CO100       CERAMIC CPF       CO100       CERAMIC CPF       CERAMIC CPF       CERAMIC CPF       CERAMIC CPGA       <		PLASTIC LCC	PC84	♦			♦		♦										♦			۲			\$	♦		
CERAMIC OFP         C0100         ◆         ●	84	CERAMIC LCC	WC84										۲					۲	۲									
PLASTIC PORP       PQ 100       ◆       ○		CERAMIC PGA	PG84																									
100       PLASTICTOFP       TQ100       ↓		CERAMIC QFP	CQ100																									
PLASTIC VQFP       VQ100       Image: Constraint of the constraint of		PLASTIC PQFP	PQ100					۲	۲									۲	۲			۲	۲	۲				
TOPBRZ.CQFP       CB100       CB120       CERAMIC PGA       PG120         122       CERAMIC PGA       PG120       PG120       PG120       PG120       PG120         132       CERAMIC PGA       PG132       PG1	100	PLASTICTQFP	TQ100																							*		
120       CERAMIC PGA       PG120       PIASTIC PGA       PP132         132       PLASTIC PGA       PG132       PIASTIC PGA       PG132         144       CERAMIC PGA       PG144       Image: PG144       Image: PG144       Image: PG144         156       CERAMIC PGA       PG144       Image: PG144       Image: PG144       Image: PG144       Image: PG144         156       CERAMIC PGA       PG144       Image: PG144		PLASTIC VQFP	VQ100																									
132       PLASTIC PGA       PF132       PG132       PLASTIC TOFP       PG132         144       CERAMIC PGA       PG132       PG132       PG132       PG132       PG132         144       CERAMIC PGA       PG132       PG133       PG134       PG13		TOP BRZ. CQFP	CB100																									
132       CERAMIC PGA       PG132       PLASTICTQFP       TQ144       ◆       ◆       ◆       ↓	120	CERAMIC PGA	PG120																									
CERAMIC PGA       PG132         144       PLASTICTOFP       TQ144       ◆       ◆       ◆       ↓	400	PLASTIC PGA	PP132																									
144       CERAMIC PGA       PG144       ▲	132	CERAMIC PGA	PG132																									
CERAMIC PGA       PG144       ▲	111	PLASTICTQFP	TQ144					۲	۲	۲																		
160       PLASTIC POFP       PQ160       ◆       ↓       ◆       ↓	144	CERAMIC PGA	PG144																									
164       CERAMICQFP       CQ164	156	CERAMIC PGA	PG156					۲																				
164       TOP BRZ. CQFP       CB164	160	PLASTIC PQFP	PQ160						•										•								*	
TOP BRZ. CQFP       CB164       CB164       CB164       CB164       CB164         175       CERAMIC PGA       PP175       CERAMIC PGA       PG175       CERAMIC PGA       PG176       CERAMIC PGA       CERAMIC PGA       PG184       CERAMIC PGA	164	CERAMIC QFP	CQ164																									
175       CERAMIC PGA       PG175       Image: Constraint of the second seco	104	TOP BRZ. CQFP	CB164																									
CERAMIC PGA       PG175         176       PLASTICTQFP       TQ176         184       CERAMIC PGA       PG184         191       CERAMIC PGA       PG191         196       TOP BRZ. CQFP       CB196         196       TOP BRZ. CQFP       PQ208         PLASTIC PQFP       PQ208       Image: Ceramic Participation of the partipation of the pa	175	PLASTIC PGA	PP175																									
184       CERAMIC PGA       PG184       Image: Constraint of the second secon	175	CERAMIC PGA	PG175																									
191       CERAMIC PGA       PG191       ◆	176	PLASTICTQFP	TQ176		۲																							
196       TOPBRZ.CQFP       CB196	184	CERAMIC PGA	PG184																									
PLASTIC PQFP       PQ208       Image: Addition of the second of t	191	CERAMIC PGA	PG191																									
208       METALMQFP       MQ208       A	196	TOP BRZ. CQFP	CB196																									
HIPERFQFP       HQ208       Image: Constraint of the second secon		PLASTIC PQFP	PQ208	٠		*			۲	۲																	*	
223       CERAMIC PGA       PG223       •	208	METALMQFP	MQ208																									
225       PLASTIC BGA       BG225       Image: Constraint of the second secon		HI-PERFQFP	HQ208								♦																*	
225       WINDOWED BGA       WB225       WB225       WINDOWED BGA       WEXAL AND	223	CERAMIC PGA	PG223							۲																		
WINDOWED BGA       WB225       WB225       Image: Composition of the	225	PLASTIC BGA	BG225			*					♦								♦						*			
PLASTIC PQFP       PQ240       Image: Constraint of the second se	225	WINDOWED BGA	WB225																									
240       METALMQFP       MQ240       MQ240       Image: Constraint of the second	228	TOP BRZ. CQFP	CB228																									
HI-PERF QFP       HQ240       Image: Constraint of the second sec		PLASTIC PQFP	PQ240			*																						
299       CERAMIC PGA       PG299       Image: Constraint of the second secon	240	METALMQFP	MQ240																									
304       HI-PERF.QFP       HQ304       Image: Constraint of the second secon		HI-PERFQFP	HQ240								♦																	
352       PLASTIC BGA       BG352       Image: Constraint of the second secon	299	CERAMIC PGA	PG299								♦																	
411       CERAMIC PGA       PG411       Image: Ceramic PGA       PG411       Image: Ceramic PGA       PG411       Image: Ceramic PGA       Image: Ceramic PGA       PG411       Image: Ceramic PGA       Image: Ceramic	304	HI-PERF.QFP	HQ304								♦																	
432       PLASTIC BGA       BG432	352	PLASTIC BGA	BG352																									
499         CERAMIC PGA         PG499         Image: Comparison of the second	411	CERAMIC PGA	PG411																									
	432	PLASTIC BGA	BG432																									
596 PLASTIC BGA BG596 BG500 BG500 BG500 BG500 BG500 BG500 BG500 BG500 BG500 BG	499	CERAMIC PGA	PG499																									
	596	PLASTIC BGA	BG596																									

ALLIAI	ALLIANCE PROGRAM -		EDA COMPANIES & PRODUCTS - FEBRUARY 1996 - 1 OF 2	<b>STS-FEBRUA</b>	RY 19	996 - 1	I OF	2		
COMPNAME	<b>P</b> ROD <b>N</b> AME	VERSION	FUNCTION	DESIGNKIT	2k3k4k	2k3k4k XC5200 CPLD7k9k		UNILIB	6200	8100
ACEOTechnology	Softwire Gatran Asyn	3.3 3.3 3.3	Multi-FPGA Partitioning ASIC to FPGA Netlist Mapping Synthesis	Included Included Included	>>>	>>>		>>>		
Acugen Software	ATGEN Sharpeye	2.60 2.60	Automatic Test Generation Testability Analysis	AALCA interface AALCA interface	>>	>>	X X X			
Aldec	Active-CAD	2.2	Schematic Entry & Simulation & HDL Editor	Included	>	>	٦k	>		
ALPS LSI Technologies	Edway Design Systems		Synthesis/Simlulation		>		>			
Aptix Corporation	System Explorer ASIC Explorer	2.1 2.3	System Emulation ASIC Emulation	Axess 2.1 Explorer 2.3	≯¥	>>		>>	>	>
Aster Ingenierie S.A.	XILLAS	4.1	LASAR model generation	Worst Case Simulation	~		7k			
Cadence	Concept Composer Verilog FPGA Designer Synergy	2.1 4.3.4/4.4 2.3.2 9504 2.3	Schematic Entry Schematic Entry Simulation Topdown FPGA Synthesis FPGA Synthesis	Xilinx Front End Xilinx Front End Xilinx Front End Call Xilinx Call Xilinx	<u> </u>	>>>	7 7 7 7 7 7	<i>&gt;&gt;&gt;&gt;&gt;</i>	TBD 02 02 02	02 02 02 02 02
Capilano Computing	Design Works	3.1	Schematic Entry/Sim	XD-1	>			>		
Chronology Corporation	TimingDesigner									
CINA - Computer Integrated Network Analysis	SmartViewer	1.0c	Schematic Generator	XNF Interface	>	>	7k	~		
Compass Design Automation	QSim ASIC Synthesizer Logic Assistant QTV		Simulation Synthesis Design Capture Timing Analysis	Xilinx Des. Kit	3K,4k 3K,4k 3K,4k 3K,4k					
Escalade	DesignBook		Design Entry		~			~		
ExemplarLogic	Galileo	3.2	Synthesis/Timing Analysis Simulation	Included	3k,4k	1	7k			1
Flynn Systems	FS-ATG Probe CKTSIM FS-SIM	3.0.0 0.0.0 0.0	Test Vector Generation Testability Analysis Logic Analysis Simulation	Xilinx Kit Xilinx Kit Xilinx Kit Xilinx Kit	<i>&gt;&gt;&gt;&gt;</i>	<i>&gt;&gt;&gt;&gt;</i>	****			
FujitsuLSI	PROVERD		Top-Down Design System	Included	3k,4k					
Harmonix Corporation	PARTHENON	2.3	Synthesis		4k		7k			
IBM-EDA	Boole-Dozer		Synthesis		>					
IK Technology Co.	<b>ISHIZUE PROFESSIONALS</b>	1.05.02	Schematic Entry/Simulation	Xilinx Design Kit	>					
IKOSSystems	Voyager Gemini	2.2 1.1	Simulation Mixed Level Verilog Simulation	Xilinx Tool Kit Xilinx Tool Kit	>>					
INCASES Engineering	Theda	4.0	SchematicEntry	Xilinx Kit	>					
ISDATA	LOG/iC2 LOG/iCClassic	4.2 4.2	Synthesis Simulation Synthesis	Xilinx Mapper LCA-PP	>>	>	7k 7k	>>		
ITS	XNF2LAS	1a	Lasar model gen.	XNF2LAS	>					
Logic Modeling Corp. (Synopsis Division)	Smart Model Hardware Models(LM fAMILY & ModelSource Series)		Simulation Models Simulation Models	In Smart Model Libary Xilinx Logic Module	> >	>	7k,9k 7k,9k			
Logical Devices	CUPL Total Designer	4.7	Synthesis	Xilinx Fitter	>	>	7k			
Mentor Graphics	QuickSim II Design Architect Autologic	A.X_F A.X_F A.X_F	Simulation Schematic Entry Synthesis	Call Xilinx Call Xilinx Xilinx Synthesis Library	>>>	>>>	* <del>x</del> ×	>>>		<i>&gt;&gt;&gt;</i>

1.....

ALLIA	NCE PROGRAM	- EDA CO	ALLIANCE PROGRAM - EDA COMPANIES & PRODUCTS - FEBRUARY 1996 - 2 OF 2	STS - FEBRUA	RY 1996	-20F	2		
COMPNAME	<b>P</b> ROD <b>N</b> AME	VERSION	FUNCTION	DESIGNKIT	2K3K4K XC5200	XC5200 CPLD7k9k	UNILIB	6200	8100
MINC	PLDesigner-XL	3.3	Synthesis	Xilinx Design Module	1				
MINC - IST	ASYL+	3.2.1	Synthesis, Partitioning	XNF interface	1 1	7k	~		
Minelec	Ulticap	1.32	Schematic Entry	Xilinx Interface	2k,3k				
OrCAD	SDT386+ (DOS)	1.2	Schematic Entry	Call Xilinx	>	7k	>		
	Capture (Win)	6.1.1 1.2	Schematic Entry		` ``	¥ ż	> `		
	VS1 300+ (DOS) Simulate (Win)	601	Simulation		>	¥	>		
	PLD 386+ (DOS)	2.0	Synthesis	Call OrCAD	>	7k			
Protel Technology	Advanced Schematic	3.1	Schematic Entry/Client Server	Xilinx Interface	>	7k			
Quad Design Technology	Motive	4.3	Timing Analysis	Call Xilinx	>				>
SimuCad	Silos III	95.100	Simulation	Included	>		>		>
Sophia Sys & Tech	Vanguard	5.31	Schematic Entry	Xilinx I/F Kit	>	>			
Summit Design	Visual HDL	3.0	Graphical Entry/Simulation/Debug	EDIF Interface	1 1	>	~	>	~
Synario Design Automation	ABEL Synario	6.2 2.2	Synthesis, Simulation Schematic Entry,	XEPLD Fitter		7k,9k	```		
			oynthesis & oirnulation	O YIN-LUA	>	/ K, UK	>		
Synopsys	FPGA Compiler Design Compiler VSS	3.4a 3.4a 3.4a	Synthesis Synthesis Simulation	Call Xilinx Call Xilinx Call Xilinx	3X,4¥	***	>>>		>>>
Synplicity	Synplify Synplify-Lite	2.5c 2.5c	Synthesis Synthesis	Included Xilinx Mapper	3K, 4K 3K, 4K		>>		
Teradyne	Lasar	9	Simulation	Xilinx I/F Kit	>				
The Rockland Group	State Machine Library		Graphic Design for One-Hot State Machines	XilinxKit	× ×		>	>	
Tokyo Electron Limited	ViewCAD	1.2	FLDL to XNF translator	XNFGEN	~				
TopDown Design Solutions	V-BAK\Vital	2.1	XNFto VHDL translator	XNFinterface	1 1		~		
Trans EDA Limited	TransPRO	1.2	Synthesis	XilinxLibrary	>				
VEDA Design Automation	Vulcan	4.5	Simulation	XILINX Tool Kit	<				
VeriBest	AdvanSIM-1076 VeriBest Simulator DMM VeriBest Synthesis Synovation PLDSyn VeriBest Design Capture ACE Plus	12:0 14:0 12:2 12:0 12:2 12:2 12:2	Simulation Simulation Design Management Synthesis Synthesis Design Entry Synthesis Design Capture Schematic Entry	Xilinx FPGA Design Kit Xilinx FPGA Design Kit	¥ ¥ ¥ ¥ ¥ ¥ ¥ ¥ ¥ ¥ ¥ ¥ ¥ ¥	Ϋ́	<u> </u>		``
Viewlogic	WorkView Office Pro Series PowerView ViewSynthesis	7.0 6.1 5.3.2 6.0	Schem/Sim Schem/Synth Schem/Synth Synthesis	Call Xilinx call Xilinx call Xilinx call Xilinx call Xilinx	XACT6 XACT6 XACT6 XACT6 XACT6 XACT6	****	>>>>	>>>>	<i>、、、、、</i>
Visual Software Solutions, Inc.	StateCAD	2.1	State Diagram	Xilinx fitter	>				
Zuken	Tsutsuji		Synthesis/Simulation	XNFInterface	3k,4k				
Zycad	Paradigm XP Paradigm RP		Gate-level Sim Rapid Prototyping		>>				

<b>ALLIANCE PRO</b>	OGRAM-PLATFO	ORMS & CONTAC	TS-FE	EBRU	ARY 19	996
COMPANY NAME		CONTACT (TELEPHONE OR E-MAIL)	PC	SUN	RS6000	HP7
ACEO Technology, Inc.	Ray Wei	510-656-2189	1	1	1	1

ACEO Technology, Inc.	Ray Wei	510-656-2189	1	1	1	1
Acugen Software, Inc.	Nancy Hudson		1	~		✓
Aldec	David Rinehart		1			
Aptix Corporation	Robert Sarkaisian	408-428-6209				
Aster Ingenierie S.A.	Christopher Lotz	339-953-7171	1	1		✓
Cadence	Itzhak Shapira Jr.	408-428-5793		1	1	✓
Capilano Computing	Chris Dewhurst	604-522-6200	1			
Chronology Corporation	Mike McClure	sales@chronology.com				
CINA - Computer Integrated Network Analysis	Brad Ashmore	info@cina.com	1			
Compass Design Automation	Terry Strickland	408-434-7493		1		1
Escalade	Mark Miller	408-481-1300	1	1		
ExemplarLogic	Mary Murphy	510-337-3700	1	1		
Flynn Systems	Mike Jingozian	603-598-4444	1			
Fujitsu LSI	Masato Tsuru	+81-4-4812-8043	1			
Harmonix Corporation	Shigeaki Hakusui	617-935-8335	1	1		
IBM-EDA	George Doerre	914-433-9086			1	
IK Technology Co.	Tsutomu Someyu	+81-3-3839-0606	1	1		✓
IKOSSystems	Larry Melling	408-255-4567		1		✓
INCASESEngineering	Christian Kerscher	+49-89-839910				✓
ISDATA	RalphRemme	+49-721-751087	1	1		✓
ITS	Frank Meunier	508-897-0028		1		✓
Logic Modeling	Marnie McCollow	503-531-2412	1	1	1	✓
Logical Devices	David Mot	303-279-6868	1			
Mentor Graphics	SamPicken	503-685-1298		1	1	1
MINC	Kevin Bush	719-590-1155	1	1		✓
Minelec	Marketing Department	+32-02-4603175	1			
OrCAD	Troy Scott	503-671-9500	1			
Protel Technology	Matthew Schwaiger	408-243-8143	1			
Quad Design Technology	Britta Sullivan	805-988-8250	1	1	1	✓
SimuCad	Richard Jones	510-487-9700	1			
Sophia Sys & Tech	Bobby Alvarez	408-232-4764	1	1		✓
Summit Design Corporation	EdSinclari	503-643-9281	1	~	✓	✓
Synario Design Automation	Jacquelin Taylor	206-867-6257	1			
Synopsys	Lynn Fiance	415-694-4289		✓	✓	✓
Synplicity	Alisa Yaffa	415-961-4962	1	✓		
Teradyne	Mike Jew	617-422—3753		✓		✓
The Rockland Group	Rocky Awalt	916-622-7935	1	1	1	1
TopDown Design Solutions	ArtPisani	603-888-8811	1	1	1	
Trans EDA Limited	James Douglas	+44-1703-255118		1		✓
VEDA Design Automation	Kathie O'Toole	408-496-4515		1		✓
VeriBest	Will Wong	415-961-9680	1	1		✓
Viewlogic	Preet Virk	508-480-0881	1	1	1	✓
Visual Software Solutions	Andy Bloom	305-423-8448				
Zuken	Makato Ikeda	+81-4-5942-7787		1	1	✓
Zycad	Mike Hannig	201-989-2900		1		✓

Inquiries about the Xilinx Alliance Program can be E-mailed to alliance@xilinx.com.

	17128L 17256L																							1.00	
	17128D 17 17256D 17		V2.5 V2.3	V3.04 6.46	0.40	V1.89 V3.79	V1.5	V2.92	V9.2	V9.2 V9.2	Cx/94	x/94	Cx/94 A/95	V4.10.31 V10.78B	V3.31 V3 31	10.0	v8.18 V8.18	V2.21F	V2.21F V/1 13E	1. IJL 13.47	V3.50 V3.47	2.2A 2.2A	5.00	2.01 1	
1996	1718L 17 1765L 17		V2.3	V1.01 V 6.45 6		V1.89 V V3.79 V				V9.2 V9.2			A1/94 /		V3.31 V V3.31 V				V2.41 V2.12 V1 13E V		V3.37C V V3.37C V			2.01	
IARY	1718D 1736D 1 1765D 1	V5.08	V2.3 V1.3 V2.0	V1.01 \		V1.70 V3.60				vo.z V8.2 V8.2			A/94 A/94 <i>P</i>	V2.2 V4.3 V10.76C V10.76C	V3.31 V			V2.21F V			V3.31 V V3.31 V			2.01	
BRU	1 17128	V5.08	V2.3 V2.3 V2.1	V1.01 6.45		V1.70 V3.60			V9.2	V9.2 V9.2 V9.2			A/94	4.4 10.76C V	V3.31 V3.31				V2.14 V2.14 V1 13E		V3.31 V3.31			2.03 1.11	
Ë	1736A 1765		v2.2 V2.2 V1.1 V1.15	V1.01		ပပ		V1.5	сc		B/93	B/93	B/93	10.76C 1	V3.31 V2 21			V2.21F			ပပ	1.5B 1.5B	4.02	2.03	
<b>AL PROMS</b>	MODEL	CLK-3100	ALLPRO-88 ALLPRO-88XR CHIPMASTER 3000 CHIPMASTER 6000	XPRO-1 MODEL 200	MUDEL 200 SYSTEM2600 PINMASTER 48	ROM 5000 B ROM 3000 U	ROM9000	EMP20	IQ-180	Uniwriter 40 Chinmastar 5000	Expert	Optima	Multisyte Sprint Plus48	Eclipse Quasar	T-10UDP		A 88	TURPRO-1		2	TUP-400 FLEX-700	SuperPRO SuperPROII	HW-112	HW-120 HW-130	
RTFOR XILINX XC1700 SERIAL PROMS — FEBRUARY 1996	MANUFACTURER	LINK COMPUTER GRAPHICS		MODELECTRONICS		MICROPROSS		<b>NEEDHAM'SELECTRONICS</b>	REDSQUARE		SNS			STAG	SUNRISE		SUNSHINE	SYSTEMGENERAL		TRIBALMICROSYSTEMS		祖玉	XILINX		
ILINX	17128D 17256D	V2.1 V1.0	10.83 10.83 10.83 10.83	10.83 10.83	10.83 10.83	V3.71	V3.06	V3.06 V3.12	V3.12			0 11	V4.8 V3.6	V2.6 V2.6 V3.0	V3.0 V3.0	V1.40	V2.3e V2.34		K2.14	V3.50 V3.47	V3.00	V3.00 V3.00	V3.00		
OR XI	1718L 1	V2.0 V1.0	10.83 10.83 10.83	10.83 10.83	10.83 10.83	V3.7f		V2.34 V3 12		V51 V51	V51 V51		V4.6 V3.4	V2:4 V2:4	V3.0	V1.40	V1.5 V2.34		K2.10	V3.30 V3.30		V3.07 V3.00	V3.00		
RTF	1718D 1736D 1765D	V2.0 V1.0	10.83 10.83 10.83 10.83	10.83 10.83	10.83 10.83	V3.5f	V2.21c	V2.21c V3.12	V3.12	V51 V51	V51 V51		V4.1	V1.6 V1.6	V3.0	V1.40	V1.5 V2.34		K2.01	V3.30 V3.30	V3.00	V3.00 V3.00	V3.00		
Одд	17128	V2.1 V1.0	10.83 10.83 10.83 10.83	10.83 10.83	10.83 10.83	V3.4e	V2.17	V2.17 V3 12	V3.12	V51 V51	V51 V51		V2.2	V1.6 V1.6	V3.0	V1.40	V1.5 V2.34	ပ	С К2.02	V3.30 V3.30	V3.00	V3.00 V3.00	V3.00		
RSU	1736A 1765		10.83 10.83 10.83 10.83	10.83 10.83	10.83 10.83	V3.4e	00	C C X3 12	V3.12	V42 V42	V42 V42	747	V2.1	6.17 71.5 71.5	V3.0		V1.3 V2.34	ပ	C K2.01	V3.30 V3.30	_	-			
<b>PROGRAMMER SUPPO</b>	MODEL	PC-UPROG LABTOOL-48	PILOT-U24 PILOT-U28 PILOT-U32 PILOT-U40	PILOT-U84 PILOT-142	PILOT-143 PILOT-144 PILOT-145	Proteus-UP40	CP-1128	EP-1140 BP-1200	BP-2100	135H-FT/U MTK-1000	MTK-2000 MTK-4000	11:Cit-	Unisite 2900	3900 AutoSite Chint ab	2700	XPGM	ALLMAX/ALLMAX+ PROMAX	3000-145	5000-145 6000 APS	AII-03A AII-07	Micromaster 1000/1000E	Speedmaster 1000/1000E Micromaster LV	L v4 ur utable Speedmaster LV	LEAPER-10 LEAP-SU1	LEAP-U1
PRO	MANUFACTURER	ADVANTECH	ADVIN			B&CMICROSYSTEMS	BPMICROSYSTEMS			BYTEK			DALA I/O			DEUSEX MACHINA	ELECTRONICENGIN- EERINGTOOLS	ELANDIGITAL SYSTEMS		HI-LOSYSTEMS RESEARCH	ICETECHNOLOGYLTD			LEAPELECTRONICS	

Programmer	SUPPORT FOR XILIN	xXC7200	EPLDs—	FEBRUARY	1996
MANUFACTURER	MODEL	7236	7236A	7272	7272A
ADVANTECH	PC-UPROG LabTool-48	V2.4 V1.0	V2.4 V1.0	V2.4 V1.0	V2.4 V1.0
ADVINSYSTEMS	Pilot-U40 Pilot-U84	10.77E 10.77E	10.77E 10.77E	10.77E	10.77E
B&CMICROSYSTEMSINC.	Proteus	V3.6j	V3.6j	V3.7h	V3.7h
BPMICROSYSTEMS	BP-1200 BP-2100	3.12 3.12	3.12 3.12	3.12 3.12	3.12 3.12
data i/o	UniSite 2900 3900 AutoSite	4.9 4.9 4.9 4.9 4.9	4.9 4.9 4.9 4.9	V4.5 V2.3 V2.3	V4.5 V2.3 V2.3
DEUS EX MACHINA ENGINEERING	XPGM	V1.40	V1.40	V1.40	V1.40
ELECTRONICENGINEERING TOOLS	ALLMAX/ALLMAX+ PROMAX	V2.1 V2.34	V2.1 V2.34	V2.1 V2.5	V2.1 V2.5
ELANDIGITALSYSTEMS	6000 APS	K2.04	K2.04	K2.06	K2.06
HI-LOSYSTEMSRESEARCH	All-03A All-07	V3.01 V3.01	V3.01 V3.01	V3.00 V3.00	V3.00 V3.00
ICETECHNOLOGYLTD	Micromaster 1000/E Speedmaster 1000/E Micromaster LV Speedmaster LV	VX1.00 VX1.00 VX1.00 VX1.00 VX1.00	VX1.00 VX1.00 VX1.00 VX1.00	VX1.00 VX1.00 VX1.00 VX1.00	VX1.00 VX1.00 VX1.00 VX1.00
LEAPELECTRONICS	LEAPER-10 LEAP-SU1 LEAP-U1				
LOGICALDEVICES	ALLPRO-88 ALLPRO-88XR XPRO-1	2.2 1.35 3.3	V2.4 V2.4 3.3	2.2 1.35 1.01	V2.4 V2.4 1.01
MICROPROSS	ROM9000				
MQPELECTRONICS	SYSTEM 2000 PINMASTER 48				
NEEDHAM'S ELECTRONICS	EMP20	V2.92	V2.92	V2.92	V2.92
STAG	Eclipse	V5.7.3	V5.7.3	V5.7.3	V5.7.3
SMS	Expert Optima Multisyte	A1/94 A1/94 A1/94	A1/94 A1/94 A1/94	A1/94 A1/94 A1/94	A1/94 A1/94 A1/94
SUNRISE ELECTRONICS	T-10 UDP T-10 ULC	V3.31 V3.31	V3.31 V3.31	V3.31 V3.31	V3.31 V3.31
SUNSHINE ELECTRONICS	POWER-100 EXPRO-60/80	V8.16 V8.16	V8.16 V8.16		
SYSTEMGENERAL	TURPRO-1/FX MULTI-APRO	V2.12 V1.13E	V2.12 V1.13E	V2.12 V1.13E	V2.12 V1.13E
TRIBALMICROSYSTEMS	TUP-300 TUP-400 FLEX-700	V3.0 V3.0 V3.0	V3.0 V3.0 V3.0	V3.0 V3.0 V3.0	V3.0 V3.0 V3.0
XELTEK	SUPERPRO SUPERPROII	1.7C 1.7C	2.2 2.2	2.1 2.1	2.1 2.1
XILINX	HW-120 HW-130	2.02	2.02 1.14	2.02 1.04	2.02 1.04

WHITE=changed since last issue

Program	MER SUPPORT	FOR XILINX	XC730	0 EPL	.Ds—F	EBRUAR	y <b>1996</b>	
MANUFACTURER	MODEL	7318	7336	7336Q	7354	7372	73108	73144
ADVANTECH	PC-UPROG LABTOOL-48	V2.4 V1.0	V2.6 V2.6	V2.6 V1.2	V2.4 V1.0	NS V1.04	NS V1.04	
ADVINSYSTEMS	PILOT-U40 PILOT-U84	10.78N 10.78B	10.78N 10.78B	10.8 10.8	10.78N 10.78B	10.78B	10.79	
B&CMICROSYSTEMS	Proteus	3.7k	3.7k		3.7k	3.71	3.7k	
BPMICROSYSTEMS	BP-1200 BP-2100	V3.12 V3.12	V3.12 V3.12	V3.12 V3.12	V3.12 V3.12	V3.12 V3.12	V3.13 V3.13	
data i/o	2900 3900/AutoSite UniSite	4.9 4.9 4.9	4.9 4.9 4.9	4.9 4.9 4.9	4.9 4.9 4.9	4.9 4.9	4.9 4.9	
DEUS EX MACHINA	XPGM	V1.40	V1.40	V1.40	V1.40	V1.40	V1.40	
ELECTRONICENGIN- EERINGTOOLS	ALLMAX/ALLMAX+ PROMAX	V2.1 V2.34	V2.1 V2.34	V2.88	V2.1 V2.34	V2.1 V2.57		
ELAN	6000 APS	k2.13	k2.13		k2.13	k2.13	k2.13	
HI-LOSYSTEMSRESEARCH	AII-03A AII-07	V3.04 V3.02	V3.04 V3.02	V3.08 V3.08	V3.04 V3.02	V3.05 V3.01	V3.01 V3.00	
ICE TECHNOLOGY LTD	Micromaster 1000/E Speedmaster 1000/E Micromaster LV Speedmaster LV	VX1.00 VX1.00 VX1.00 VX1.00	VX1.00 VX1.00 VX1.00 VX1.00	V1.2 V1.2	VX1.00 VX1.00 VX1.00 VX1.00	VX1.00 VX1.00 VX1.00 VX1.00	VX1.00 VX1.00 VX1.00 VX1.00	
LOGICALDEVICES	ALLPRO-88 ALLPRO-88XR XPRO-1	V2.5 V2.5 3.3	V2.5 V2.5 3.3		V2.5 V2.5 1.01	V2.5 V2.5 1.01	V2.5 V2.5 1.01	
MICROPROSS	ROM9000							
MQPELECTRONICS	SYSTEM 2000 PINMASTER 48							
NEEDHAM'SELECTRONICS	EMP20	V2.92	V2.92	V2.92	V2.92	V2.92	V2.92	
SMS	expert Optima	C/94 C/94	C/94 C/94		C/94 C/94			
STAG	ECLIPSE	V4.10.31	V4.10.31	5.8.24	V4.10.31	V4.10.31	V4.10.31	
SUNRISE	T-10 UDP T-10 ULC	V3.31 V3.31	V3.31 V3.31		V3.31 V3.31	V3.31 V3.31	V3.31 V3.31	
SUNSHINE	POWER-100 EXPRO-60/80	V8.18	V8.18	V8.18	V8.18	V8.18	V8.18	
SYSTEMGENERAL	TURPRO-1/FX MULTI-APRO	V2.2 1.13E	V2.2 1.13E	V2.22I 1.13E	V2.2 1.13E	V2.2 1.13E	V2.2 1.13E	
TRIBALMICROSYSTEMS	Flex-700 TUP-300 TUP-400	V3.02 V3.03 V3.03	V3.02 V3.03 V3.03	V3.08 V3.08 V3.08	V3.02 V3.03 V3.03	V3.01 V3.03 V3.03	V3.00	
XELTEK	SUPERPRO SUPERPROII	2.1 2.1	2.2A 2.2A		2.1 2.1	2.2B 2.2B		
XILINX	HW-120 HW-130	3.13 1.15	3.13 1.15	1.00 1.06	3.00 1.16	1.01 1.05	3.01 1.07	1.02

WHITE=changed since last issue

			XILINX RELEASED	ED SOFTWARE STATUS - MAR	ESTA	TUS-	MARC	CH 1996	0	
لم لا	Product Category	Product Description	Product Function	Xilinx Part Reference Number	CURRENT V PC1 6.2	VERSION BY PLATFORM SN2 HP 4.1 x 9.0	atform HP7 9.01	LAST UPDT COMP	Previous Version Release	Comments Features
	COREEPLD	XC7K Support	Core Implementation	DS-550-xxx	6.00	5.20	5.20	11/95	5.10	PC update by request only
	XABEL-CPLD	XC7K Support	Entry/Simulation/Core	DS-571-PC1	6.01			2/96	6.00	Keyless version - update not required
<u>в</u>	Mentor	8.4(A.3-F)	I/Fand Libraries	DS-344-xxx		5.20	5.20	11/95	5.11	No AP1 update
a 1	OrCAD		I/Fand Libraries	DS-36-PC1 DS-401-wv	5.20	5 20	5 20	11/95	5.10 3.30	Support for SD1+, VS1+V1.2 Includes YC5200 X-BLOX Support
<b>V</b>	Viewlogic	PROcapture	I/Fand Libraries	DS-390-PC1	6.00	0.50	0.50	11/95	5.11	Includes PRO Series 6.1
DU DU	Viewlogic	PROsim	I/Fand Libraries	DS-290-PC1	6.00			11/95	5.11	Includes PRO Series 6.1
	Viewlogic		I/F and Libraries	DS-391-xxx	6.00	5.20	5.20	11/95	5.11	
(IN	XABEL Vel OV		Entry, Simulation, Lib, Optimizer	DS-371-xxx	5.20	5.20	5.20	11/95	5.10	Nowavailable on HP7
l€ IX	COREEPLD	XC9K Support		PR-9600-PC1	0.1	02.6	07.0	na	na na	Product Marketing approval required
ш; Nľ	Verilog	2K,3K,4K,7KLibraries	Models & XNF Translator	ES-VERILOG-xxx		1.00	1.00	na	na	SunandHP
	LogiCore	4KE Support	PCIInterface		1.00	1.00	1.00	na	na	C 0 Front April 2000 VAPEL ON Domest
z	Evaluation	Evaluation Kit Evaluation Kit		EV-PCI-C	0.0	52	5.2			5.2 R000 support
	Cadence	Standard		DS-CDN-STD-xxx		5.20	5.20	11/95	5.11	
	XC8000	Standard		DS-8000-STD-xxx	1.10	1.10	1.10	na	na	w/schematic and simulation libraries
	XC8000	Extended	8k Core+Syntnesis Libraries	DS-8000-EXI-XXX	1.10	1.10	1.10	08/80 10/11	00.1	W/schematic, simulation, synthesis libraries
	Mentor	Advanced		DS-MN8-STD-XXX		00.2	07.0	C6/1.1	0.11 Da	No APT update
	OrCAD	Base		DS-OR-BAS-PC1	6.00	00.1	2	11/95	5.11	Update by request only
	OrCAD	Standard		DS-OR-STD-PC1	6.00			11/95	5.11	
	Synopsys	Standard		DS-SY-STD-xxx		5.20	5.20	11/95	5.12	Includes DS-401 v5.2
=	Viewloric	Advanced Race		DS-VI -RAS-PC1	6.00	00.7	00.7	11/95	5 11	Incluaes DS-401 V5.2 I Indate hv reguest only
	Viewlogic	Standard		DS-VL-STD-XXX	6.00	6.00	6.00	11/95	5.11	
)¥X	Viewlogic	Advanced		DS-VL-ADV-xxx	7.00	7.00	7.00	na	na	
	Viewlogic/S	Base		DS-VLS-BAS-PC1	6.00			11/95	5.11	Includes PROSeries 6.1
۷d	Viewlogic/S	Standard		DS-VLS-STD-PC1	6.00			11/95	5.11	Includes PROSeries 6.1
X	Viewlogic/S	Extended		DS-VLS-EXT-PC1	6.00			11/95	5.11	Incl PROSeries 6.1/PROsynth 5.02X
=   	VIEWIIOgIC/S 3rd Party Alliance	Advanced Base		DS-3PA-BAS-xxx	6.00					
	3rd Party Alliance	Standard	FPGA/EPLD Core	DS-3PA-STD-xxx	6.00	5.20	5.20	na	5.10	Includes 502/550/380
	<b>3rd Party Alliance</b>	Advanced		DS-3PA-ADV-xxx	7.00	7.00	7.00	na	na	
z	Foundation	Standard		DS-FND-STD-PC1	6.00			na	na	New Aldec software pkg v2.0
z	Foundation	Standard VHDL		DS-FND-STV-PC1	6.00			na 2	na	New Aldec software pkg v2.0
z	Foundation	Base VHDL		DS-FND-BSV-PC1	0.00			Da la	Da la	New Aldec software pkg v2.0
Æ	XC4000E	Standard	XACT 5.2 Core + Synthesis	PR-MN8-STD- xxx-4E		1.00	1.00	na	na	By request only; Reg In-wnty prod
Æ	XC4000E	Standard	XACT 5.2 Core + Synthesis	PR-OR-STD-xxx-4E	1.00	00	0	na	na	By request only; Req In-wnty prod
£   Æ	XC4000E	Standard	XACT 5.2 COIE + Synthesis XACT 5.2 Core + Synthesis	PR-VL-STD-xxx-4E	1.00	1.00	001			By request only, Red In-writy prod
N/PR	XC4000E	Standard	XACT 5.2 Core + Synthesis	PR-3PA-STD-xxx-4E	1.00	1.00	1.00	na	na	By request only; Req In-wnty prod
	Aldec	Active-CAD	Entry & Simulation	na	2.00	0.01	007	na	100	
N	Cadence	Verilaa	Schematic Entry	na		4.3.3	4.3.3	na	4.2.2	Design Kit V 5.1.1
	Cadence Cadence (V/alid)	Concent	Simulation Schematic Entry	118		2.1.2 1 7.P4	2.1.2 17.P4		9 F	Design Kit V 5.1.1 Design Kit V 5.1.1
	Cadence (Valid)	Concept	Simulation	11d Da		4.7	4.7		41	Design Kit V 5.1.1
	Mentor	Design Architect	Schematic Entry	Lia Lia		8.4	8.4		8.2.5	8.4= A.4
	Mentor	QuickSim II	Simulation	na		8.4	8.4	na	8.2_5	8.4=A.4
	OrCad	SDT 386+	Sche Entry	na	1.20			na		Capture support w/App Note
BE LA	OrCad	VST386+	Simulation	na	1.20	2.25	40 0	na	2 20	VST 386+ only
	Viewloric	ViewSvnthesis	Synthesis	2	5 00	0.00	0.00		5.02X	
	Viewlogic	PROcapture	Schematic Entry	na	6.10	5.3	5.3	na La	V70.0	
SOF BLD	Viewlogic	PROsim	Simulation	na	6.10	5.3	5.3	na		
	Data I/O	ABEL Compiler	Entry & Simulation	na	6.1 2	6.0		na		
		oynanu	Ellity α σιιτιαιατιστ	la	 -			IIa		

KEY: N=New Product, E= Engineering Software for in-warranty users by Request Only, U= Update by request only, PR = Pre-release requiring in-warranty status or Product Marketing apporval

# Introducing the **XC4000EX FPGA Family**

### Xilinx Builds on the XC4000 Series to Extend FPGAs up to a Quarter of a Million Gates.

The XC4000 series, including the original XC4000, the XC4000E and now the XC4000EX family, is the ideal solution for high-density, high-performance FPGA needs. First introduced in 1991, the XC4000 series has become the world's most-popular FPGA family; in fact, if it were a free-standing entity, the XC4000 series would be the third largest programmable logic company in the world.

The new XC4000EX family extends the density and performance leadership of the XC4000 series to new levels. With devices up to 125,000 usable gates, the XC4000 series density range will overlap with the majority of gate array design starts. In addition to increased density, the XC4000EX family features architectural improvements that increase design ease, utilization and performance.

Table 1 - The XC4000EX family

#### The XC4000EX family

The XC4000EX family will include seven members ranging from 28,000 to 125,000 logic gates. In a typical system

application using on-chip memory, the maximum density rises to 250,000 gates (*see table 1*). These devices are available in a variety of packages that are footprint compatible with the other members of the XC4000EX and XC4000E families. The XC4028EX is available now. The XC4036EX will be available in the first half of this

year, with the XC4044EX, XC4052EX and XC4062EX following in the second half. The two largest devices, the XC4085 and XC40125, will be offered in 1997.

Continued on the next page

		v					
	4028EX	4036EX	4044EX	4052EX	4062EX	4085EX	40125EX
Typical Logic Gates	28,000	36,000	44,000	52,000	62,000	85,000	125,000
Typical System Gates* (Logic + Select-RAM)	56K	72K	90K	110K	130K	175K	250K
Available RAM bits	32,768	41,472	51,200	61,952	73,728	100,352	157,968
CLBArray	32x32	36x36	40x40	44x44	48x48	56x56	68x68
CLBs	1,024	1,296	1,600	1,936	2,304	3,136	4,624
Flip-Flops	2,560	3,168	3,840	4,576	5,376	7,168	10,336
I/0	256	288	320	352	384	448	544
Packages:	HQ208 HQ240 PG299 HQ304 BG352	HQ304				0% Footpri Compatible	
*30% of CLBs as RAM		BG432 PG411	BG432 PG411	BG432 PG411 BG596	PG499 BG596	PG499 BG596	BG596

### 



21

### **XC4000EX**


Continued from previous page

The XC4000E family is manufactured on a 0.6 micron (drawn) triple layer metal (TLM) process. The XC4000EX FPGAs are based on an advanced 0.5 $\mu$  (drawn) TLM process. This new process enables both increased density and increased performance. The two primary determinants of silicon speed are feature size and interconnect delay. The 0.5 $\mu$  gate length speeds transistor performance, while the silicon size decrease resulting from the smaller geometry dramatically reduces the size of the die, which, in turn, reduces interconnection delays.

The  $0.5\mu$  technology used for the XC4000EX devices will be replaced by a more advanced  $0.35\mu$  quad layer metal technology, planned for early 1997. This new technology will allow the manufacture of the two largest members of the XC4000EX family — the XC4085EX and XC40125EX. In addition, all family members will be redesigned in 1997 to leverage the  $0.35\mu$  technology, resulting in cost reductions and speed improvements.

#### **Additional Routing Resources**

Programmable logic is successful because it allows designers to achieve a faster time-to-volume than conventional approaches. For high density FPGA designs, device routability is a key factor; better



routability enables faster design compilation times and boosts silicon utilization. As device densities increase, both the number of interconnections and the average length of interconnections increase. In order to effectively route designs of more than 100,000 gates, breakthroughs in interconnect topology were necessary.

The XC4000EX family features an enhanced interconnect scheme. As shown in Figure 1, the number of interconnect resources has increased substantially compared to the XC4000E and XC4000 architectures. Twelve "quad lines" are added both horizontally and vertically. The quad lines are interconnected by a buffered switch matrix that is spaced every four CLBs. Each buffered switch matrix contains both buffers and pass transistors. The place and route software will use the timing requirements of the design to determine whether it is optimal to use a buffer or pass transistor for each interconnect switch. Because of the buffered switch matrices, quad lines provide the fastest means for routing heavily loaded signals over long distances.

In addition to the quad lines, the number of vertical long lines has increased from six to 10. Buffered programmable splitters are added to these long lines at positions 1/4, 1/2 and 3/4 of the way across the chip. Due to the buffering, XC4000EX long line performance does not deteriorate with larger array sizes. If a long line is split, the resulting partial long lines are independent. The number of global lines also was doubled from four to eight, as described below.

The XC4000EX architecture also offers direct connects that allow efficient and fast connections between adjacent CLBs. These nets allow high-speed data flow from CLB to CLB. Signals routed on the direct connects exhibit minimum interconnect propagation delay and use no general routing resources. Direct connects are ideal for creating sophisticated, high-speed macros.

The XC4000EX devices have additional VersaRing<sup>™</sup> routing around the perimeter

of the CLB array. The VersaRing feature, first introduced with the XC5000 series, facilitates pin-swapping and redesign without affecting board layout. It avoids the trade-off of high utilization versus pin assignment flexibility by allowing both.

#### **Global Nets and Buffers**

Global nets and buffers are the primary mechanism for distributing clocks and other high fanout control signals throughout a device. The buffers accept signals that are generated on-chip or externally and drive them onto the global nets. The XC4000EX device has three types of global buffers.

• Global Low-Skew Buffers - similar to those found on the XC4000, XC4000E and many other devices. The buffers are designed to deliver a low-skew clock signal to the entire chip, and are used for most internal clocking. They must be used when a single clock needs to drive the entire chip. Each XC4000EX device contains eight Global Low-

Skew Buffers.


- Global Early Buffers provide faster clock access than Global Low-Skew Buffers, but have a limited distribution capability. Each buffer can only supply a clock signal to 1/4 of the CLBs and 1/4 or 3/8 of the IOBs. Each XC4000EX device contains eight Global Early Buffers.
- FastCLK<sup>TM</sup> Buffers specifically designed to provide the fastest possible I/O clocks. The only access they have to CLBs is through local interconnect. Using the FastCLK buffers enables near 100 MHz chip-to-chip communication. Each XC4000EX device contains four FastCLK Buffers.

**Figure 2** shows the portion of a device that can be driven in a typical application by the three buffer types. Global Low-Skew and Global Early Buffers can drive any of eight vertical long lines in each column. These long lines are separate from the vertical long lines used for standard interconnect.

#### **Development System Support**

Software is the key enabling technology for maximizing the power, flexibility, and performance capabilities of the XC4000EX. Xilinx and its Alliance Partners are fullyprepared to support the XC4000EX with the industry's most powerful and versatile suite of design tools. Support for HDL-based, ASIC-like design methodologies is a key part of this strategy.

The recent merger of Xilinx and NeoCad provided a unique opportunity to combine the best software elements from the two companies. The merger took place during the development of the XC4000EX. A software tool, the FPGA Architect, developed by NeoCad, was used to evaluate design trade-offs and



maximize the ultimate performance and routability of the devices.

In summary, the new XC4000EX family extends the capacity, performance and system-integration capabilities of the popular XC4000 FPGA series to unprecedented levels. Both advanced processing technology and architectural enhancements have contributed to these dramatic improvements. The XC4000EX FPGA is the ideal logic device for high-density, high-performance applications. ◆

Figure 2 - XC4000EX Clocking options (shaded area indicates reach of a typical single buffer)

# Designing with XC9500 CPLDs - First In-System

XC9500 CPLDs are the first in-system programmable (ISP) devices based on 5 V flash technology. The XC9500 architectural features enhance ISP by permitting design changes without altering pin assignments.



The powerful XC9500 architecture supports a wide variety of design methodologies. Each function block and macrocell is identical. This assists the designer when using HDLs, synthesis and/or schematic capture tools by

allowing the software to fit and route the design quickly and efficiently.

The XC9500 family allows easy migration across multiple density options in a given package footprint. Designs initially targeted at a small part can be migrated into a larger part. This capability helps designs maintain their pin assignments if additional logic capacity is needed in a socket already committed to a printed circuit board.

The design software also incorporates a number of strategies permitting future edits without altering pinouts. The *XC9500 Application Guide* outlines many of these architectural features and software strategies.

#### Macrocells

Understanding the macrocell and interconnect capability is key to designing with XC9500 CPLDs. Detailed knowledge is not required, but general facts are helpful.

The XC9500 macrocell performs most logic functions at the bit level in a single macrocell. Counters, shifters, multiplexers and decoders require a single macrocell to perform one bit of corresponding function. Adding and subtracting functions generally require two macrocells per bit. Parity can be calculated over four bits in one macrocell. The design software automatically implements appropriate mapping and optimization.

Product terms are automatically distributed among macrocells. Any macrocell easily receives up to 15 product terms with additional product terms delivered from local neighboring macrocells. There are few logic functions needing more than 25 product terms. However, up to 90 product terms can be assigned to a

# Low Voltage Product Line Expands

Xilinx Announces First 3 V PCI and CardBus Compliant Devices

Xilinx has significantly expanded its product offerings for 3.3 V systems with the introduction of the XC3100L and XC4000L FPGA families. These new product offerings include more than 30 combinations of device, speed, and package, tripling the size of the Xilinx 3 V FPGA product line. Engineering samples are available now, with full production scheduled for the second quarter of this year.

XC3100L FPGAs, the highest-performance 3 V FPGAs available today, are architecturally and functionally identical to the XC3100A family. Family members include the XC3142L and XC3190L. The -2 speed grade of the XC3100L is the first 3 V PCI *and* CardBus compliant programmable logic device. The XC3100L family is targeted towards speed-sensitive, low-voltage applications such as PC-Card modems and video peripherals.

The XC4000L family offers the broadest density range of any 3 V FPGA product family, ranging from 5,000 gates to an industry-leading 13,000 gates. Family members include the XC4005L, XC4010L and XC4013L devices. The XC4000L FPGAs have all the

## n Programmable Devices Based on 5-V Flash Technology

macrocell within a particular function block. The XACT*step*<sup>TM</sup> design software handles the details of product term assignment.

#### **In-System Programming**

XC9500 devices are programmed in-system via an IEEE 1149.1 standard 4-pin JTAG protocol. Multiple XC9500 CPLDs as well as other JTAG-compatible devices (such as XC4000E and XC5200 FPGAs) can be linked together in the same JTAG chain. In-system programming offers quick and efficient design iterations and eliminates package handling. Once designs are compiled, their configuration patterns are downloaded automatically using the EZTAG download software. Users need only provide the JTAG chain ordering sequence to the software that targets the specific CPLD being programmed.

All XC9500 CPLDs are in-system programmable for at least 10,000 program/erase cycles. In addition, the JTAG downloading and programming circuitry is the most comprehensive and advanced available today. Each XC9500 device supports EXTEST, SAMPLE/PRELOAD, BYPASS, USERCODE, INTEST, IDCODE, and HIGHZ instructions. All in-system programming, erase and verify instructions fully comply with extensions of the IEEE 1149.1 boundary-scan. The XC9500 family supports **mixed voltage systems** combining both 3.3 V and 5 V components. XC9500 CPLDs can implement both logic and level shifting functions in a single programmable device. This eliminates the need for discrete level translation buffers.

The XC9500 family also includes User Programmable Ground for internal signal management. User Programmable Ground allows the device I/O pins to be configured as additional ground pins. Tying programmable ground pins to the external ground connection reduces system noise.

#### Superior Performance

These additional features enhance the overall electrical capabilities of this new family, relieving designers of many critical signal management responsibilities.

In summary, the XC9500 family offers a superior high-performance, general-purpose logic integration solution. The powerful CPLD architecture expands in-system programming capabilities with the industry's most comprehensive JTAG support. The architecture also permits design changes without altering pin assignments. ◆

### ••The XC9500

family offers a superior high-performance, general-purpose logic integration solution.<sup>99</sup>

architectural features of the XC4000E family, including Select-RAM  $^{\rm TM}$  memory.

These low-voltage FPGA products are bitstream compatible with their 5 V counterparts; designers can use the current XACT*step* v6 and XACT 5.2 development systems to design with these new devices.

While in the past 3 V designs have been limited mostly to laptop computer and cellular telephone applications, there now is a significant increase in design activity in the mainstream telecommunications, data communications and instrumentation markets The expansion of the 3 V FPGA product line addresses this growing market. *Please contact your local Xilinx representative for the latest availability information.*  $\blacklozenge$ 

Device	SPEED GRADES	Eng. Samples	LIMITED PRODUCTION	VOLUME PRODUCTION	Package Availability
XC3142L	-2/-3	Now	March	2Q 96	PC84, VQ100, TQ144
XC3190L	-2/-3	Now	March	2Q 96	PC84, TQ144, TQ176
XC4005L	-5/-6	Now	March	2Q 96	PC84, PQ208
XC4010L	-5/-6	Now	March	2Q 96	PC84, TQ176, PQ208
XC4013L	-5/-6	Now	March	2Q 96	PQ208, PQ240, BG225

# **XC4000E** in Volume Production

New -2 Speed Grades Sampling! Software Shipping Today!

The XC4000E family has entered fullvolume production. Xilinx is now able to satisfy the rapidly growing demand for the industry's highest-performance, fullfeatured FPGA.

Production volumes of the -5, -4, and -3 speed grades are available, and sampling has begun for the fastest speed grade, the -2. The new -2 speed grade propels the XC4000E to a higher than 60 MHz typical system speed and, like the -3 speed grade, is fully PCI compliant.

The XC4000E software began shipping in January. This XACT-Development<sup>™</sup>

software update provides access to all the advanced features of the XC4000E architecture, including the Select-RAM<sup>TM</sup> memory and the I/O clock enables. It will be shipped free of charge to current inwarranty customers upon request. Contact your local Xilinx sale representative or call Customer Service at 408-559-7778.

XC4000E users can take full advantage of this advanced FPGA architecture to accelerate their time-to-market through the use of the new Xilinx LogiCore<sup>™</sup> modules. The inaugural LogiCore module is a fully verified PCI interface based on the XC4000E architecture. (See page 27.) ◆


Contest! Would you like to see your name in print? Would you like to win a Xilinx XC4000E t-shirt and either a CD-ROM drive with the lastest Xilinx Development Software Package, a multimedia board (and speakers) for your PC, or one of several other prizes? Xilinx is looking for the five most innovative XC4000E-based DSP designs using XC4000E/XC4000EX Select-RAM<sup>™</sup> memory. Xilinx will judge all entries received by May 30. The winning design ideas will be featured in the 3Q96 edition of XCELL. So what's the catch? You must be willing to allow Xilinx to

print and share your design

idea with other designers, and promise to wear your Xilinx t-shirt with pride.

If you need some ideas to get started, check out our DSP application notes on our World Wide Web site (http:/www.xilinx.com).

Send your schematic drawings, a diskette with your XC4000E/EX design files, and any other relevant documentation to: Xilinx DSP Designer Challenge, Xilinx Product Marketing, 2100 Logic Drive, San Jose, CA 95124 USA For more information, email inquiries to dsp@xilinx.com or fax them to 408-879-4442, ATTN: DSP Design Challenge.



DSP

Application

Design

### XC5200 Family on Record Pace

 $X_{C5200}$  FPGA family revenue for the third fiscal quarter (ended December 30, 1995) increased by more than 150% from the previous quarter — the fastest ramp up of any new product in Xilinx history. The XC5200 family already is being used in hundreds of high-volume applications, including communications, data processing, networking and industrial systems.

The XC5200 family's unprecedented success results from a cost-optimized

design that takes full advantage of a 0.6µ three-layer-metal SRAM process technology and architectural innovations such as the VersaRing<sup>TM</sup> I/O interface. The XC5200 family includes five members, ranging from 2,000 to 18,000 usable gates. The devices are offered in 15 different packages, with more than 100 different device/package/speed combinations.  $\blacklozenge$ 

# PCI Interface is First New LogiCore<sup>TM</sup> Module


To date, integrating a PCI interface into an FPGA or ASIC device has been a difficult challenge, often requiring months to learn the PCI specification and to optimize and verify the design. With LogiCore modules, Xilinx is doing the tough work for you (now for PCI, to be followed soon by several other applications).

The LogiCore program supplies preimplemented "drop-in modules" for Xilinx FPGA designs. As a result, users can slash development time, reduce design risk, and obtain optimal performance for their FPGA designs. Since LogiCore modules have predefined implementations and are already fully-verified, designers can focus their time and energy on their unique system functions.

The first LogiCore module is a fullycompliant, 32-bit PCI interface for the XC4000E FPGA family. It has predefined mapping, relative placement and timing specifications. Jointly developed by Xilinx and HighGate Design, the module has been verified using the PCI-compliant test bench from Virtual Chips. This test bench is approved by the PCI Special Interest Group (PCISIG) and simulates all possible signaling on a PCI bus. Furthermore, 30 designers have beta tested the module, and 17 PCI board designs have been completed using the beta version.

"We chose Xilinx modules because they're fully verified," noted Brian Warren, senior design engineer at Delco Electronics. "The module we used worked the first time, saved us more than six months in development time, and allowed us to focus our resources on our system design." Warren, one of the beta-site users of the module, has designed a Digital Audio Broadcast (DAB) transceiver that includes a RISC processor and Xilinx XC6200 and XC4013 FPGA devices.

As shown in the diagram, the LogiCore PCI module is partitioned into five major blocks. In addition to the PCI interface, configuration and control logic, the module includes a FIFO buffer and a simple, general-purpose interface to the user's back-end logic. The FIFO buffer uses the Select-RAM<sup>™</sup> memory feature of the XC4000E to support burst transfers at the maximum bus speed. The schematicbased module can be easily customized to meet the user's needs. When implemented in an XC4013E FPGA, more than 7,000



programmable gates remain free for integration of the unique, back-end functions of the application. This is a high-performance, one-chip solution.

The LogiCore PCI interface is available with target functionality today, and will be updated with full initiator/target functionality in March. (*Contact your local Xilinx representative for ordering information.*)

#### **Coming Attractions**

The LogiCore PCI interface is just the first of a planned series of vertical solu-

See LOGICORE, page 32

#### LogiCore PCI module block diagram

MEMBER

SPECIAL INTEREST GROUP



# XABEL-CPLD Software Available NOW!

XABEL-CPLD software is available now for immediate ordering and delivery!

XABEL-CPLD is the new Xilinx development system designed for PAL and CPLD users. With this completely selfcontained system, PC-based customers can quickly and easily integrate their logic into Xilinx CPLDs using the industry-standard ABEL hardware description language.


This new design software combines the well-known, windows-based Data I/O ABEL6 front-end with the new Xilinx XACT*step*<sup>TM</sup> v6 core software; the result is an extremely easy-to-use, industry-standard user interface capable of targeting Xilinx CPLDs.

Designed for the PC and priced at only \$495, XABEL-CPLD is the perfect software solution for users familiar with ABEL, PALASM, CUPL and MACHXL who design with PALs and CPLDs.

#### Features

- Familiar Data I/O ABEL, Windowsbased environment for design entry, simulation and fitting.
- Industry-standard ABEL-HDL supports state machines, high level logic descriptions, truth tables and equation entry.
- Hierarchical design entry and JEDEC file conversion for integration of existing PALs into Xilinx CPLDs.
- Functional simulation with graphical waveform viewer and static timing reports
- Advanced XACT*step* v6 fitter with fully automatic device selection, multiple pass optimization, partitioning and mapping, and timing-driven fitting.
- On-line tutorial and on-line help reduces learning curve.

# **XABEL-CPLD Evaluation CD-ROM Available**



The XABEL-CPLD software offers a truly accurate method for evaluating the performance, power, board real estate and cost savings gained by integrating multiple PALs into a single Xilinx XC7000 CPLD device. Simply enter the design and the evaluation software does the rest.

To obtain an evaluation CD, contact your local Xilinx sales representative or distributor. You also can request a CD from the Xilinx WebLINX web page (www.xilinx.com).

### XC8100 Family Adds Schematic Support

Production version 1.1 of XACT*step* Series 8000 is now available. This release adds support for the PC platform and the use of Viewlogic's ProCapture and Mentor's Design Architect schematic editors for XC8100 FPGA design.

As a result, schematic-based designs can now access the advanced features of the XC8100 FPGA family:

- Extremely high design security
- Near 100% utilization regardless of logic type

# $\mathbf{X}_{S} \mathbf{A}_{T} \mathbf{C}_{E} \mathbf{T}_{P}$

- Abundant routing resources
- Internal 3-state buffers
- Pin-locking tolerance
- Footprint compatibility with XC4000 and XC5200 FPGAs

# New XC7000 Core Software in XACTstep v6

he Xilinx XC7000 core software delivered in XACT*step* v6 contains new features and enhancements of existing features that address user productivity and design performance for Xilinx CPLD designs.

#### **Productivity Improvements**

Automatic Device Selection - The software automatically implements the design in the smallest device possible using device type, package type and speed constraints entered by the designer

**XACT-Performance**<sup>TM</sup> - Timing-driven optimization collapses logic to meet user-specified critical timing requirements.

**Static Timing Analyzer** - Provides a complete pin-to-pin timing report of the design, including detailed internal path analysis

#### **Performance Improvements**

**New Design Optimization Algorithms -** New design optimization and partitioning algorithms better utilize the XC7300 architecture *without user intervention*. Designs fit in smaller devices, take about 10% fewer macrocells and run about 10% faster than before.

**Multiple-Pass Optimization, Partitioning and Mapping -** The software will try a different optimization and partitioning strategy if necessary to achieve a first-time fit, *without user intervention*.

#### Schematic and VHDL Design Entry

Xilinx provides an open design environment that allows designers to choose from a variety of schematic entry, VHDL synthesizer and simulation tools, such as those from OrCAD, Viewlogic, Mentor Graphics, Exemplar and Synopsys. When combined with the appropriate library and interface software, XACT*step* v6 provides a complete environment for the processing of Xilinx XC7000 CPLD designs

#### **ABEL-HDLEntry**

XABEL owners can continue to embed macros in their schematics or enter complete chip designs for the XC7000 family and use XACT*step* v6 to complete the design implementation. This core software is included in the new Xilinx XABEL-CPLD package, a complete ABEL-HDL based tool designed specifically for PAL users who want to use Xilinx XC7000 CPLDs.

#### **Embedded Third Party Compilers**

Xilinx licenses its fitter technology to third-party development tool vendors, giving you the flexibility and versatility of industry-standard design software environments with the speed, density and routability of Xilinx CPLDs. The Xilinx CPLD fitter is fully integrated into the Data-I/O Synario, Logical Devices CUPL and IsDATA LOGiC environments. For price and availability of the XACT*step* v6 based fitter, contact the development tool manufacturer.

#### Product Availability and Pricing

The XC7000 XACT*step* v6 core software is available on the PC for immediate delivery. The XACT 5.2 core software is available for workstation platforms.

Version	Platform	Pricing	Avail
6.0	PC	\$89.95	Now
5.2	Sun	\$995	Now
5.2	HP	\$995	Now
	6.0 5.2	6.0 PC 5.2 Sun	6.0 PC \$89.95 5.2 Sun \$995



The table summarizes the supported CAE interfaces. Many other third-party CAE vendors are working on XC8100 solutions that will be released in the first half of 1996. **Now Runs on PC** — Version 1.1 adds PC support (DS-8000-STD-PC1-C or DS-8000-EXT-PC1-C). It runs under Windows 3.1, Windows 95 and Windows NT. The CAE interfaces available on the PC include Viewlogic and Exemplar. Workstation versions are available for SunOS, Solaris, HPPA, and RS6000 platforms.


#### CAE Tools Supporting XC8100 FPGA Design

Schematic	Synthesis	Simulation	TimingAnalysis
Viewlogic ProCapture	Synopsys Design Compiler	SynopsysVSS	Synopsys
Mentor Design Architect	Synopsys FPGA Compiler Viewlogic ViewSynthesis	Cadence Verilog Viewlogic ViewSim	Motive Mentor QuickPath
	Mentor Autologic I, II	MentorQuickSim	Cadence Veritime
	Exemplar	Mentor QuickVHDL Model Tech	
		VITALVHDL	

# **PowerGuide**<sup>™</sup>

#### Innovative Approach to Incremental Design for the XC8100 Family

Incremental design support (also known as "re-entrant design") is a key feature of today's FPGA implementation tools. Often, minor changes are required near the end of a design cycle to fix last-minute bugs or respond to a change in specifications. The design of large, complex systems can be simplified by first implementing a small portion of the



design and then iteratively adding other modules to it. Both these situations require tools that support incremental design techniques.

Incremental design techniques involve using a previous implementation of a design as a guide to the placement and routing of a new version of that design. Where the two designs match, the newer

design mimics the old one exactly, preserving its placement and routing, and, therefore, its timing characteristics. For example, suppose a large design has been successfully implemented and tested. A small change is then required. By using the "guide" option, the majority of the placement and routing will remain unchanged, so only the relatively small, altered portion of the design needs to be re-implemented and re-tested. With this technique, minor changes can be implemented and verified in a matter of a few minutes. This capability has been a valued feature of the XACT*step* tools supporting the Xilinx FPGA families.


The XACT*step* Series 8000 development system for the XC8100 FPGA family further advances the state-of-the-art for incremental design support. Conventional FPGA guided placement and routing algorithms match cells and nets using the cell instance and net names. This approach breaks down when used with logic synthesis tools, as synthesis tools assign instance and net names arbitrarily during the synthesis process. A small change in a design's source code can result in different symbolic names for the majority of cells and nets in the final design netlist. XACT*step* Series 8000 PowerGuide feature is the first and only FPGA guide option that enables incremental and iterative design for HDL-based designs. PowerGuide accomplishes this by using a nameless correlation algorithm.

Instead of using instance and net names, PowerGuide uses the design's topology to perform guide matching. Compare the two circuits above (Circuit A and Circuit B). A conventional guide algorithm does not match any cells or nets between the two circuits,

since the instance and net names are different between the two circuits. The PowerGuide algorithm matches all cells and nets between the two circuits, since the two circuits have identical topology.

For example, suppose a 3,000 gate VHDL design is synthesized with the Synopsys FPGA Compiler. All synthesis options are set to their default values. An area constraint of zero is applied to the design. (This constraint produces minimum area in Synopsys.) A portion of the VHDL gate-level netlist is shown at the top of the next page, and the circuit is diagrammed in **Figure 1**, left.

#### Figure 1



U3053:	BUFGP port map( O => n10123, I => OSC);	Pov
<pre>byteptr_reg:</pre>	<pre>FDC port map( Q =&gt; byteptr, D =&gt; n10802, C =&gt; n10123, CLR =&gt; n9602);</pre>	Continued
U3571 :	M2_1B1B port map( O => n10802, D1 => byteptr, D0 => n10651, S0 => n10251);	previous p



Continued from the previous page

The VHDL design is then modified to add an inverter to an input port named DACK7\_N. The port is renamed DACK7 to show the change in signal sense from active low to active high. This modified VHDL design is also synthesized with Synopsys FPGA Compiler. The same options and constraints are used with this modified design as was used with the original design. A portion of the new VHDL netlist is shown below; this netlist shows the same gates and nets as the previous code, but changes in the synthesized code are highlighted. The circuit is shown in **Figure 2**.




Figure 2

U3055:	BUFGP port map( O => <b>n10127</b> , I => OSC);
<pre>byteptr_reg:</pre>	<pre>FDC port map( Q =&gt; byteptr, D =&gt; n10806, C =&gt; n10127, CLR =&gt; n9606);</pre>
<b>U3573</b> :	M2_1B1B port map( O => <b>n10806</b> , D1 => byteptr, D0 => <b>n10655</b> , S0 => <b>n10255</b> );

The instance names for all combinational cells have changed from the guide netlist to the modified netlist. The names of all nets except the flip-flop output nets have also changed. If the guide algorithm relied on instance names and net names to match these cells, then the guide algorithm would not match any of these cells.

Shown below is the PowerGuide correlation report for this modified design. This report is generated when the guide design is read into the Series 8000 software. (To read a guide design into XACT8000, select "Guide" from the Place/Route menu.)


Reading guide of Comparing net-1			'guide.xb"		
	:	Nets	CLCs	Pads	Misc
design	:	861	1029	70	0
guide	:	861 	1029	70	0
correlation	:	861(100	)%) 1026(99%)	70(100%)	0

In the report above, all but three CLCs match. These three CLCs comprise a two-input multiplexer cell (1 CLC) and a six-input sum-of-products cell (2 CLCs). The inverter that was added to the DACK7 input pin in the modified VHDL source file is optimized to a bubble on an input pin on both the multiplexer and the sum-of-products. All nets are correlated between the guide design and the modified design. All I/O pads are also matched between the guide design and the modified design, including the input pin with the changed name (DACK7). Again, this result is obtained because the PowerGuide feature does not use instance or net names for the guide matching.

In summary, Series 8000 PowerGuide uses the topology of the design to match instances and cells, enabling users to fully utilize incremental and iterative design methodologies for HDL-based designs. The PowerGuide feature allows the user to make design changes without having to re-verify timing on the entire design, as well as providing fast place and route times on successive iterations — features previously available only to schematic designers.  $\blacklozenge$ 

LogiCore Continued from page 27

tions from Xilinx. Several LogiCore system modules are in development, including an ISA bus plug and play interface, DSP building blocks, and ATM modules. In addition to these high-complexity system modules, a collection of medium-sized, industry-standard building blocks will be available in the LogiCore base library. When released this spring, this library will include functions such as DMA controllers, UARTs, multipliers and FIFOs. All the modules are pre-defined, drop-in solutions that maximize utilization and performance, and accelerate time-to-market.



Along with the LogiCore products created and distributed by Xilinx, we will work with third-party intellectual property providers. In order to grow the number of available modules rapidly, Xilinx has initiated the **LogiCore Partners Program**. This program will access existing industry expertise to encourage the creation of a wide range of high-quality FPGA building blocks from third-party vendors. Xilinx will work closely with the LogiCore partners to verify the quality of LogiCore modules. The table below lists the intial members of the program.

Xilinx is the first FPGA vendor to provide pre-designed, fully-verified drop-in modules. By allowing you to focus your time and effort on your system design, these modules can help you save months in development time for your high-performance, high-density systems.

For further information about the LogiCore PCI interface or other modules in the program, please contact your local Xilinx representative or visit the LogiCore section of WebLINX, Xilinx's World Wide Web site (http://www.xilinx.com).

Generic

Application Specific

LOGICOREPARTNERS	
Company	Application areas of expertise
3Soft Corporation (CA)	Industry standard functions
Comit Systems (CA)	Communication, DSP
CoreEl MicroSystems (CA)	ATM, Sonet
Logic Innovations (CA)	PCI Bus Models, Set Top Box Technologies
Rice Electronics (MO)	Digital Signal Processing (DSP), Image Processing
SAND Electronics (CA)	Bus Interfaces (PCI, ISA, PCMCIA, CardBus)
Sierra Research and Technology (CA)	ATM, 100MB Ethernet, CPU Cores
Toucan Technology (Ireland)	Bus Interfaces including PCI, Telecom
VAutomation (NH)	Micro Processors, Embedded Systems, Communications
Virtual Chips (CA)	PCI, PCMCIA/CardBus, USB, ATM

#### **DESIGN HINTS AND ISSUES**

Programmable logic users enjoy a wealth of choices when selecting CPLD and FPGA devices from Xilinx. A quick guide to the broadest line of product offerings in the industry follows.

#### **Type of Logic Functions**

All Xilinx devices are general-purpose in nature. Any family can implement any type of logic. There are, however, some features that make certain families more applicable than others for certain logic functions. These eight items should be interpreted as 'soft' suggestions, not as absolute, unequivocal choices.

- For shortest pin-to-pin delays and fastest flip-flops: Use XC7300, XC9500 or, if fan-in is sufficient, XC3100A, XC4000E/EX
- For fastest state machines: For encoded state machines, use XC7300, XC9500. For "one-hot" state machines, use XC3100A, XC4000E/EX, XC5200, XC8100
- For fast counters/adders/subtractors/accumulators/comparators. Use XC4000E/EX, XC5200 or XC7300. Use XC3100A for very fast, but short or simple counters.
- For I/O -intensive applications with a high ratio of I/O to gates: Use XC5200
- For shortest design compilation time: Use XC7300, XC9500, or XC8100
- · For lowest cost per gate, when on-chip RAM is not required: Use XC5200, XC3100A
- For pin-out compatibility within and between families, allowing easy migration to different device sizes in the same package (sometimes even between families), thus maintaining an existing pc-board layout: Use XC4000E/EX, XC5200, XC8100, XC9500
- For Digital Signal Processing (multiply-accumulate ) applications. Use XC4000E/EX

#### **Specific Functions and Characteristics**

Specific features/characteristics available only in the listed families. These are "hard" selection criteria.

- 1. For on-chip RAM: Use XC4000E, XC4000EX, or XC6200.
- For on-chip bidirectional bussing: Use XC3000A, XC4000, XC5200, XC7300, XC9500, XC8100 (i.e. use any Xilinx family except XC2000). XC3000, XC4000 and XC5000 FPGA families have horizontal long lines that can be driven by internal 3-state drivers; XC8100 FPGAs use internal 3-state drivers on arbitrarily defined interconnects; XC7300 and XC9500 CPLD devices implement busses indirectly using their Universal Interconnect Matrix<sup>™</sup>.
- 3. For on-chip crystal oscillator circuitry: Use XC3000A, XC3100A.
- 4. For very fast or partial reconfiguration, and for a dedicated microprocessor interface: Use XC6200.
- 5. For non-volatile single-chip solutions: Use XC7300, XC9500, XC8100 or any HardWire<sup>™</sup> device.
- 6. *For lowest possible static power consumption at 5 V:* Use XC3000A, XC8100 and, to a lesser extent, XC5200, XC4000E, XC4000EX.
- 7. For JTAG boundary scan test support: Use XC4000E, XC4000EX, XC5200, XC8100, XC9500.
- 8. *For rail-to-rail output voltage swing at 5 V V<sub>cc</sub>*: Use XC3000A, XC3100A, XC4000E, XC4000EX, XC5200, XC6200, XC8100 (in XC4000E/EX, rail-to-rail is a user-option).
- 9. For 3.3-V operation: Use XC3000L, XC4000L, XC4000XL, XC8100.
- 10. For 5-V operation interfacing with 3.3 V devices: Use XC7300, XC9500 or XC4000E/EX. (Any XC4000E/ EX 'totem-pole' output drives 3.3 V inputs safely, and the TTL-like input threshold can be driven from 3.3 V logic.)
- 11. For in-system programmability: Use all Xilinx families except XC7300 and XC8100.
- 12. For PCI-compatibility: Use XC4000E/EX, XC3100A, XC3100L, XC7300, XC9500
- 13. For hi-rel, military or mil temperature-range applications: Use XC3100A, XC4003, XC4005, XC4010, XC4013.
- 14. For battery-operated applications requiring low stand-by current: Use XC3000A, XC4000E/EX, XC8100.
- 15. For best protection against illegal copying of a design (design security): Use XC8100, XC7300, XC9500 with security bit activated. For powerdown battery-backed-up configuration: Use XC3000A, XC3000L.

## Selecting a Xilinx Product Family





# JTAG Support in the XC9500 CPLD Family


The new XC9500 family of CPLDs can mitigate the effects of rapidly rising testing costs for loaded PC boards by simplifying the manufacturing process. Caused by the increasing complexity of IC's and the use of packaging technologies that restrict access to interconnections, along with the handling requirements of most complex programmable logic devices, increased testing costs have been a significant challenge to manufacturers.


The XC9500 family allows you to automatically program and test multiple devices and PC boards in-system, using the industry standard JTAG interface. This greatly simplifies the production, test, and maintenance of complex systems. With this capability you can even make engineering changes to CPLDs on your production boards in the field, and those changes can be fully verified.

The XC9500 CPLD family simplifies testing because you can use software to verify the functionality of devices and their interconnections; complex and expensive PC board test/probing systems are no longer required. Device handling problems are also minimized since XC9500 devices are programmed insystem, alleviating the lead integrity problems associated with external programming methods. The XC9500 family includes seven devices that range from 800 to 6,400 equivalent gates, with pin-to-pin delays as fast as 5 ns.

#### **JTAG Overview**

JTAG, also known as IEEE Standard 1149.1, uses a simple 4-wire interface known as the Test Access Port (TAP) to access a boundary scan serial shift register and control logic embedded within a device. Each XC9500 I/O pin is connected to one stage of the boundary scan shift register, allowing the pin to be stimulated and sampled. Output sampling can even occur during normal device operation. By shifting in a test stimulus and instructions,





and then shifting out the result, you can effectively and automatically test devices and their interconnections on a PC board.

Figure 1 shows the XC9500 JTAG architecture. JTAG allows multiple devices to be daisy-chained and accessed via the TAP. This simplifies board layout, minimizes hardware overhead and reduces test software requirements. Figure 2 illustrates a typical daisy-chain arrangement.

Xilinx has extended the TAP to include in-system programming capabilities. Just four dedicated pins are needed for both programming and testing any number of devices.

#### **JTAG Operations**

The XC9500 devices support standard and optional JTAG operations, including:

- SAMPLE/PRELOAD Allows output sampling and input stimulus preloading while the device is fully operational.
- **EXTEST** Allows testing of device interconnections, independent of internal device operations.
- **BYPASS** Bypasses a device by effectively connecting TDI to TDO.
- **IDCODE** Used to identify the system, to verify that a system is "alive," and to select specific test sequences. It can be used for system debug, manufacturing test, field diagnostics, and upgrades.
- USERCODE Used to identify the contents and version of a system. This is essential for on-line diagnostics, field upgrades and the specification of test sequences or programs to be used

during manufacturing. Also used during prototyping and manufacturing for version control.

- **INTEST** Facilitates functional verification, independent of system interconnections. This is essential for prototyping and for low-cost manufacturing test because it can immediately identify functional errors in your design.
- **HIGHZ** Facilitates interconnect test in systems with busses. It allows unique enabling and disabling of drivers on bussed lines and can also be used to isolate and diagnose interconnect failures.

These operations are fully-compatible with the IEEE 1149.1 JTAG standard and all third party JTAG test systems.

Xilinx provides everything you need for developing, programming and automatically testing XC9500 devices. This support is available for SUN, HP 9000 and IBM-compatible PC platforms.


In summary, the XC9500 CPLD family is the first to feature full in-system programming and test capabilities. This family of high-speed, high-density devices will help you produce complex designs more efficiently, and those designs will be easier to program and verify. Circuit board manufacturing and maintenance costs are reduced since production designs can be modified and tested without retooling or using expensive board testers. ◆

#### Figure 2 - Daisy Chain Operation

# FIFO Buffer Designs in The XC4000E/EX FPGA Families

Many XC4000 designs use the distributed RAM feature to implement First-In-First-Out (FIFO) elastic buffers to form a bridge between subsystems with different clock rates and access requirements. However, the non-synchronous nature of the single-port RAM in the original XC4000 architecture leaves the designer with several challenges. Addresses must be multiplexed, independent read and write clocks must be synchronized, and access requests must be arbitrated.

The synchronous dual-port option RAM in the new XC4000E and XC4000EX FPGAs eliminates most of these problems.



#### Figure 1 - 16x16 FIFO Block Diagram

Since the dual-port RAM in each CLB has independent write and read addresses, there is no need to multiplex addresses and arbitrate their selection. The synchronous write mechanism simplifies write timing and contributes to much faster operation. The FIFO design effort can now be concentrated on achieving high throughput and low cost, and on solving the fundamental timing problems created by asynchronous read and write clocks.

Synchronous and Asynchronous FIFOs is an application note now available on the Xilinx WebLINX World Wide Web site (http://www.xilinx.com). This application note describes six complete design examples of RAM-based FIFO designs using the dual-port RAM feature of the XC4000E and XC4000EX FPGAs. Three synchronous designs with a common read/ write clock are described, as well as the corresponding three asynchronous designs with independent read and write clocks. Emphasis is on the fast, efficient and reliable generation of the handshake signals FULL and EMPTY that determine design performance.

The first design is a synchronous 16x16 FIFO buffer, where the depth of the basic CLB-RAM is sufficient. This leads to a very fast and efficient implementation that can run at, or close to, the maximum write speed of 70 MHz (-3 speed grade), even for simultaneous read and write operations. This is the simplest and fastest design because it avoids the more challenging issues of asynchronous clocking. The design occupies 23 CLBs.

Figure 1 shows the basic block diagram of the 16x16 FIFO buffer. In the synchronous version of this design, read and write clocks are identical. The 4-bit read counter and the 4-bit write counter (Figure 2) are implemented as two cascaded 2-bit Grey or Johnson counters. In a fully synchronous design, this choice is not mandatory, but it has advantages in the non-synchronous implementation. It is, however, mandatory that the upper two bits always stay constant for four consecutive counts. Therefore, Linear-Feedback-Shift-Register (LFSR) counters cannot be used.


The two 4-bit counters address the RAM in the conventional way. Seen as a "black

box," the FIFO buffer behaves like an elastic shift register: input data is latched by an active edge on the Write Clock, and output data is always available at the output port. FULL and EMPTY signals must be interpreted by external logic to prevent a Write operation during FULL, or a Read operation during EMPTY.

Most of the design effort is spent on the control logic (Figure 3) that detects the FULL and EMPTY conditions. Since the easily decoded signal for these two abnormal conditions is the same - read address is identical with write address an additional signal must be created that distinguishes between the two very different conditions of FULL and EMPTY. For this purpose, an auxiliary signal, called DIRECTION is created to indicate whether the Write counter is about to catch up with the Read counter, or whether the Read counter is about to catch up with the Write counter. The two most significant bits of both counters are compared, since they indicate in which quadrant of the 16-position circular address space the present address resides. These two most significant bits of both address counters together are used to address two 4-input look-up tables in parallel. The look-up tables (LUTs) decode the relative quadrant position of the two counters.

The 4-bit LUT address describes one of 16 possible conditions:

- Four addresses describe the situation where the write counter is in the quadrant immediately behind the read counter. This is decoded as a "possibly going full" condition, and sets the DI-RECTION latch or flip-flop.
- Another four addresses describe the situation where the write counter is in the quadrant immediately ahead of the read counter. This is decoded as a "possibly going empty" condition, and it resets the DIRECTION latch or flip-flop.
- Four other addresses indicate that the two counters are in the same quadrant, and another four addresses indicate that



the two counters are in opposite quadrants. These eight addresses provide no useful information about the relative address position, and thus do not affect DIRECTION. Note that DIREC-

 $\frac{W2}{R3}$ 

W3

 $R^{2}$ 

R3

W3 R2

W0

R0

W1 R1

W2

R2

<u>W3</u> R3

 $\frac{W0}{R0}$ 

W1

R1

R2

<u>W3</u> R3 Figure 2 - Read Counter or Write Counter



#### (SET) (SET) (RESET) (RESET)

Figure 3 -16x16 FIFO Synchronous Control

# Distributed Arithmetic Laplacian Filter

A common practice in image processing involves convolving an image with a Laplacian operator. Figure 1 shows a

-16	-7	-13	-7	-16
-7	-1	12	-1	-7
-13	12	160	12	-13
-7	-1	12	-1	-7
-16	-7	-13	-7	-16

Figure 1 - Example Laplacian operator for edge enhancement in an image processing system. typical Laplacian operator that might be used for edge enhancement. To convolve it with an image, the operator is moved over the image, and centered over each pixel in turn. In each position, the 25 weights in the matrix are multiplied and accumulated with the 25 pixels that the matrix covers. This operation yields one pixel in the resulting image.


This is an ideal application for "distributed arithmetic" techniques that exploit the lookup-table (LUT) architecture of the XC4000E<sup>TM</sup> FPGA family. **Figure 2** shows the basic approach. Four external line buffers plus the incoming video data provide simultaneous access to five lines of the image. Inside the FPGA, each of the video streams is serialized and passed through four 1-bit-wide shift registers, each of which delay the data by one pixel. This provides simultaneous bit-serial access to five adjacent pixels from five adjacent lines — the region covered by the Laplacian filter. The shift registers can be implemented very efficiently using the CLB RAM feature of the XC4000E FPGA architecture.

In the most basic distributed arithmetic approach, the 25 signals address a  $2^{25}$ -word LUT which, in turn, feeds a shifting accumulator. This is obviously impractical. A typical cost-reduction measure would be to partition the problem, segmenting the addresses into multiple smaller LUTs. The outputs of these smaller LUTs would be combined in an adder tree to provide the input to the accumulator.

In this particular case, however, the weighting values involved permit the use of more efficient techniques. Except for the values 160 and -7, each of the coefficients is used in four places.

**FIFO Buffer** 

Continued from previous page




TION must start in the reset state when the FIFO is initiated with both counters at zero.

DIRECTION is thus established well before the actual FULL or EMPTY condition can occur. There will be at least four, and usually many more, consecutive set or reset inputs to the DIRECTION latch or flip-flop before it is being used to discriminate between FULL or EMPTY.

FULL goes active as a result of the write clock edge that writes data into the last available location. FULL goes inactive as a result of the first read clock that reads one word out of the previously full FIFO buffer. EMPTY goes active as a result of the read clock edge that reads the last available data from the FIFO buffer. EMPTY goes inactive as a result of the first write clock that writes one word into the previously empty FIFO buffer. In a synchronous design, FULL and EMPTY are synchronous control signals, to be used appropriately by the logic external to the FIFO buffer.

The application note goes on to describe an asynchronous version of the 16x16 FIFO buffer, and 32x8 and 64x8 FIFO buffers with both synchronous and asynchronous read and write clocks. The larger FIFO buffer designs include input and output data multiplexing between multiple RAM banks. The asynchronous 32x8 FIFO buffer requires 28 CLBs and the 64x8 FIFO buffer needs 48 CLBs; both can perform simultaneous read and write operations at 40 MHz. ◆



Consequently, serial adders can be used to combine four serial bit streams into one before addressing the multiplying LUT (Figure 3). Effectively, this adds, and then weights, data that would otherwise be weighted and added afterwards. A tree of three serial adders is needed in each case, and each serial adder can be implemented in a single CLB.

The value -7 is used eight times. The eight inputs could be combined into one, but here it is only necessary to reduce them to two lines. The value 160 is used once, and the data only needs to be de-layed to match the delay introduced into the other paths by the serial adders.


These modifications reduce the size of the LUT from  $2^{25}$  words to  $2^7$  words. This is a large reduction gained from a small amount of logic, but the LUT still is so large that it would have to be split. However, further techniques can be applied. The -13, -16 and the two -7 values need to be combined into a LUT (**Figure 4**). The values 12 and 160, however, have no non-zero bit locations in common. Consequently, all possible sums of the two values can be achieved by simply wiring the input signals to appropriate bits of the adder.


All that remains is to handle the -1 value. This value uses the carry input of the adder, but requires some trivial modification to the LUT. Instead of containing all of the possible sums of -13, -16, -7 and -7, it is loaded with all the sums of 13, 16, 7 and 7. The minus signs are accommodated by subtracting in the "adder."

The output of the LUT is inverted as part of a conventional invert-and-addone method of subtraction. The -1 value can then be accommodated by simply omitting the "add-one" when necessary.

#### Figure 2 - Basic approach to implementing the Laplacian operator.

Continued on next page





16-

LUT

6

0

0

Figure 5 - (right) Sharing input shift registeres between parallel MACs.

That means the inverted -1 input is used as the carry input to the adder.

In this way, the 2<sup>25</sup>-word LUT is reduced to a 16-word LUT plus 18 serial adders and one 9-bit parallel adder.

Bit-serial arithmetic inherently involves multiple cycles per pixel. With the multiplier-accumulator reduced to such a small size, however, two or more of them could be used in parallel to regain throughput.

Figure 5 shows how input shift registers can be shared between two MACs.

For each MAC operation, two pixels are brought in, and loaded simultaneously into two parallel-to-serial converters. This requires an additional register to temporarily hold one of the pixels. Six serial outputs are formed, and these are used as two overlapping sets of five each.  $\blacklozenge$ 

# **Retargeting Designs in Mentor Graphics Design Architect**

A new utility in Design Architect (DA) from Mentor Graphics can be used to retarget schematic-based designs between Xilinx FPGA families. Although the *Mentor Graphics Interface/Tutorial Guide* recommends using the Change References utility in Mentor's Design Manager to accomplish this, the latest version of the Mentor interface (5.2) includes **Convert Design**, a more thorough and robust utility for retargeting a Xilinx schematic.

Invoke PLD\_DA (it is not necessary to open the schematic). On DA's desktop background (that is, outside of any schematic or symbol windows), call up the session pop-up menu with the mouse button on the right and select Convert Design. Of the fields in the resulting dialog box these are the most relevant:

Select a group of designs from a list file? Whether you answer "yes" or "no" to this question affects the following field.

Enter Design name (List file = no). The name of the design to retarget. Convert Design does *not* traverse the hierarchy of a schematic.

**Enter list file name** (List file = yes). A file which lists designs, one per line, to retarget. This is useful if your design has many lower-level schematics.

**TIP:** You can easily create a list file with the following command: ls \*.mgc\_component.attr | sed s/.mgc\_component.attr//g > listfile The ls command lists all MGC components within a single directory; the sed command strips off the .mgc\_component.attr trailer. The result is redirected to listfile.

Schematic name. The name of the schematic model (the default is "schematic").

**Check & Save switch.** Because all schematic sheets in Convert Design are literally redrawn in Design Architect, you must apply Check & Save to each sheet. This switch controls whether to do this automatically. By default, this switch is set for manual checking because it allows you to spot Xilinx components that did not convert properly. Use the manual setting until you are comfortable with how Convert Design works and you are certain that all Xilinx components will convert properly.

**From Technology.** The device family from which you are converting (e.g., XC3000, XC4000, XC4000E, XC5200, etc.). This and the next field are case insensitive.

To Technology. The device family to which you are converting.

After filling out the fields in the dialog box and selecting "OK," you will see Convert Design doing its job directly in Design Architect.

Note: The first few times you use Convert Design, you may want to make a copy of the schematic(s) you wish to retarget, to make sure you have a feel for what this utility does before modifying your design permanently.

# Metalithic Systems Exploits Real-Time

The Xilinx Reconfigurable Computing Developer's Program is promoting the commercial use of FPGAs in Rapid Reconfiguration (RR, also known as reconfigurable computing) applications. These systems add significant value by dynamically changing FPGA designs, in real-time, while the system is operating. Applications that can exploit the benefits of the RR concept include graph-

ics and image

processing, audio process-

In recognition of the unique achievements of Metalithic System Inc. (Sausalito, California), Xilinx presented the company with its inaugural "RR Company of the Quarter" award. Metalithic Systems (MSI) was one of the first companies to realize the potential of RR, and has released a commercial product that has RR benefits which vastly improve the music industry's state-of-the-art.

MSI's *Digital Wings* audio processing system uses FPGAs in one of its first massmarket commercial applications. *Digital Wings* is a complete audio authoring system that operates in the Windows environment on a PC. It delivers 128 tracks, allowing a random access edit environment with a programmable algorithmic synthesizer that supports pan, level, fade, parametric EQ, echo, chorus, reverb and stereo effects.

The Digital Wings for Audio product a system consisting of a single add-in board for the PC and related software was announced and demonstrated at the NAMM (National Association of Music Marketers) convention in Anaheim this January. (NAMM is the "COMDEX" of the music industry.) Their closest competitor was displaying a 48-track, 9-board system costing more than 50 times as much. Enthusiastic editorial interest in MSI and Digital Wings has resulted in feature articles planned for upcoming editions of

## Using Decoupling Capacitors

As CMOS devices have become faster and as the number of outputs increases, good decoupling is vital to reliable circuit operation. Current pulses with a 1 ns rise or fall-time must be treated like GHz signals. In fact, digital printed circuit board designers could learn something from looking inside a UHF-TV tuner.

The standard "rule of thumb" for decoupling-modern CMOS ICs is to mount one low-inductance, decoupling capacitor of 0.01 to 0.1  $\mu$ F very close to each V<sub>cc</sub> pin. This provides the fast changing dynamic supply current, especially when capacitively-loaded outputs are switching. The big power-supply capacitor, and even the 100  $\mu$ F board-decoupling capacitor, cannot perform this function. First, big capacitors have an unavoidable internal series-inductance that makes them incapable of supplying fast-changing current pulses with nanosecond rise and fall-times. Second, those capacitors are typically positioned too far away from the devices that need access to an instant current reservoir. Even a good power/ground distribution network has unacceptable inductance over distances of several inches.

For example, assume a device has 40 outputs switching simultaneously (or within a few nanoseconds of each other), with each output

# **Reconfigurability for Audio Processing**



The staff of Metalithic Systems.

*Pro Sound News, EQ, Electronic Musician* and *Mix.* MSI left the convention with commitments for tens of thousands of systems. *Digital Wings* will be distributed through retail stores later this spring.

MSI's proprietary "nanoprocessor technology" uses Xilinx XC3090 and XC4005 FPGAs to reconfigure the system's hardware on-the-fly. Hardware changes with the needs of the system. In one instant it handles a specific communication function, in the next it is configured as a multi-processor to do complex pattern recognition, and in the next it's a microcontroller handling a specialized peripheral. Reconfigurable FPGAs perform all these functions, significantly reducing system cost while accelerating system performance.

Congratulations are due to the whole MSI development team. For more information on the *Digital Wings* product, contact Metalithic Systems at 415-332-2690. For more on the Xilinx Developer's Program and our RR efforts, please see our web site at http://www.xilinx.com or call John Watson at 408-879-6584.

driving a 100 pF load. With an output swing of 4 V and all outputs switching in the same direction, each such transition consumes 0.016  $\mu$ Coulomb. If four decoupling capacitors of 0.01  $\mu$ F have to supply this charge, they will drop their voltage by 0.016/0.04 = 0.4 V. That is barely acceptable. Four 0.1  $\mu$ F decoupling capacitors would be preferred, since they reduce this drop by an order of magnitude. Capacitors larger than 0.1 $\mu$ F tend to have more series-inductance, and are actually inferior for this application.

Another way to look at dynamic current requirements is to start with power dissipation. A 3-watt device clocked at 40 MHz does not consume a steady 600 mA, but might consume 3 A for 5 ns, and very little for the rest of the time. As explained above, to provide the 0.015  $\mu$ Coulombs (3 A x 5 ns) requires at least four 0.01  $\mu$ F decoupling capacitors, and 0.1 $\mu$ F would be better.

The need for  $V_{cc}$  decoupling varies with the amount of internal logic, the number of outputs that switch simultaneously and their capacitive load. The rule of one low-inductance 0.01 to 0.1  $\mu$ F capacitor at each  $V_{cc}$  pin is still a good guideline.

### INSTALL

#### Can I use XACTstep v6 with Windows 95?

Windows 95 is not officially supported by the XACT*step* v6 release, but many users have been successfully working with this combination. You will, however, run into this problem: when exiting the Design Manager, the error message "This program has performed an illegal operation and will be shut down." will appear. Simply choose Close; this message is benign.

The Viewlogic PROseries tools are not supported in Windows 95. Windows NT is not supported by XACT*step* or PROseries.

**Q**How can I find out more information about my Windows Configuration? There are two Windows utilities on the XACT*step* CD-ROM (the following instructions assume that C:\ is the hard drive and D:\ is the CD drive). Choose File→Run from the Program Manager and select D:\XBBS\UTILS\XINFO\XINFO.EXE to run XINFO. XINFO will analyze the current configuration of your PC, and report DOS and Windows environment settings, amount of memory available, and a list of hints and recommendations. The other program, XMEM, is run by selecting D:\XBBS\UTILS\XMEM\XMEM.EXE from File→Run. This dynamic program will keep you updated with the status of RAM, memory below 1 Meg, and USER and GDI percentages. These tools are designed to help you debug memory or configuration issues you may come across.

#### Q I followed the instructions from the article "Executing from the XACTstep CD-ROM" from the last issue of XCELL (#19, 4Q95) but I still get errors. What am I doing wrong?

The article assumed that the XACT*step* SETUP program had been previously run. In other words, it assumed that some Windows environment settings had already been configured. Here's what you'll need to do:

 Install the correct version of Win32s, which is 1.25.142.0. You can verify this by looking at the file: C:\WINDOWS\SYSTEM\WIN32S.INI or by checking XMEM or XINFO. If you do not have this version, exit Windows and run the batch file from the XACT*step* CD-ROM: D:\XBBS\UTILS\RMWIN32S.BAT. Then re-enter Windows and choose

File →Run and select D:\WIN32S\DISK1\SETUP.EXE to install the proper version of Win32s.

2. Install the necessary Windows drivers. If you are only using the XACTstep tools, do the following:

```
copy D:\XACT\WINDOWS\SYSTEM\*.* C:\WINDOWS\SYSTEM
mkdir C:\WINDOWS\ASYM
mkdir C:\WINDOWS\ASYM\RUNTIME
```

copy D:\XACT\WINDOWS\ASYM\RUNTIME\\*.\*

C:\WINDOWS\ASYM\RUNTIME

If you are using the PROseries tools, you will also need to do the following:

- copy D:\PROSER\WINDOWS\\*.\* C:\WINDOWS
- copy D:\PROSER\WINDOWS\SYSTEM\\*.\* C:\WINDOWS\SYSTEM
- 3. Install the DAIKON.386 device driver. You have already copied this driver in Step 2, but now you need to edit the C:\WINDOWS\SYSTEM.INI file. Open this file and add the line:

```
DEVICE=DAIKON.386
```

after the [386Enh] header. After you quit and re-enter Windows, you'll be all set.

Design Manager/Flow Engine

## When using Viewlogic schematics, what can I do to avoid problems in the translation phase of the Design Manager?

There are several problems that can stop the design from translating. The .WIR files must be present for the translation process to complete. If they are missing, the design can be brought up to date by running check -p <design>from a DOS prompt or selecting Tools ⇒check ⇒project from PROcapture. The parttype must be specified either in the design or in the Translate Options dialog box; WIR2XNF requires a parttype to be specified. The path to the design must not contain a period, other than in the name of the design file.

# **Where the set of the**

program name and the desired option. For example, to force XNFPREP to ignore xnf locations in the interior of the chip, the following line would be used:

xnfprep ignore\_xnf\_locs=true

When any custom options are used, an asterisk will appear next to that template.

#### Q I am running the Flow Engine from the Design Manager and it hangs. My PC is still working (I can move my mouse), but the Flow Engine seems to have stopped. What has happened?

The problem is that the DOS process underneath the Windows application has become disconnected. The Flow Engine is still running in Windows, but there is nothing running in DOS to tell it when it is done. Try the following suggestions one at a time:

- 1. Disable 32-bit File Access and reduce the cache size by using the
- Control Panel ➡386Enhanced ➡Virtual Memory ➡Change. (Windows 3.1.1 only)
- 2. Disable SmartDrive write caching by using the /X option.
- 3. Disable 32-bit Disk Access, also found in the Virtual Memory settings.

If these changes do not fix the problem, call the Technical Support Hotline at 800-255-7778.

# Q Selecting Design ➡Implement seems to give one Flow Engine while the Tools ➡Flow Engine gives a different one. What's the difference?

The one under Design  $\rightarrow$ Implement is an automatic version of the Tools  $\rightarrow$ Flow Engine. Use the first to perform automatic runs; use the latter to set advanced options or stop the flow at a certain point.


#### Q The Flow Engine appeared to hang in bitstream phase. How do I get it to finish?

This is a problem we have traced to 32-bit file access in Windows for Workgroups v3.1.1. In the Windows control panel under Enhanced → Virtual Memory... → Change>>there is a "Use 32 Bit File Access" checkbox. Turn this off, restart Windows, and the Flow Engine should complete successfully.

#### What's the difference between the report browser and browse revision?

The report browser is a graphic interface that allows access to the most commonly needed report files, such as I/O pin locations, trimming report, etc. Design  $\Rightarrow$  Browse Revision allows access to all the files in a selected revision through a listing of the files. (See figures.)

Technical Questions and Answers continued on the next page



**Report Browser** 

		Rev	ision B	rowser	
- Revisi	ion Browse	r: FLASH(V1.	0->REV1]		<b>T</b> A
Target Part: 4003PC8 State: CONFIGURED Status: OK Directory: h:\faelab\p		roject\v1_0\r	ev1		Close <u>H</u> elp
Files:	🗵 Display File Details				
FLASH.XFF	19820	01/14/96	22:22	1	Edit
FLASH.TRP	3116	01/14/96	22:22	HE	opy
COMMAND.HIS	105	01/14/96	22:35		obà
PROGRAM.HIS	792	01/14/96	22:36	M	ove
REVISION.XBO	1534	01/15/96	00:29	De	elete
PARAMS.TXT	184	01/14/96	22:34		
XNFFREF.LOG	1571	01/14/96	22:34		
FLASH.PRP	9384	01/14/96	22:34	*	

### Design Manager/Flow Engine (con't)

### Mentor Graphics

NOTE: A more elegant solution was in development at press time. For further information, send an e-mail to xdocs@xilinx.com with "send 692" as the subject line. Q I have several external signals connected to PAD symbols that I merge into or bus-rip out of a single bus connected to a bussed I/O buffer symbol (e.g., IBUF8, OBUF8, etc.). I have done this so that I can place LOC properties on the individual PAD symbols (since they cannot be placed on IPAD8s, OPAD8s, etc.). However, when I compile the design, I discover that the LOC constraints have not been followed, and no warning has been issued by any programs. In fact, these LOC properties do not exist in any of the XNF files output by Men2XNF8! What's happening?

The Mentor translation process involves two programs, ENWrite and EDIF2XNF. ENWrite (a Mentor program) generates an EDIF netlist which EDIF2XNF translates to a set of XNF files. When signals are bussed in a Mentor schematic, ENWrite creates a construct called a "net bundle" in the EDIF file. Although all the information about the associated LOC properties is included as part of the net bundle, EDIF2XNF expects to see a separate, independent construct for each of these nets when it looks for associated properties. Therefore, when EDIF2XNF translates these net bundles from the EDIF file, it leaves off the pin-location constraints that were placed on the input and output signals. This problem is solved by simply bus-ripping the signal path internally (*i.e.*, after the IBUFs or before the OBUFs).

#### **Q**Some LOC properties on the pads in my design are not passed to subsequent stages in the design compilation. I've noticed that these LOC properties are displayed as purple text in Design Architect, instead of the normal gold color. What does this mean?

A purple property in Design Architect means that the property is attached to the *pin* on the PAD symbol, whereas a gold property means that it is attached to the *net* attached to the pin. Because the PAD symbols in the Mentor libraries are defined as ports, any properties attached to these symbols (*i.e.*, shown in purple) will not be passed to the EDIF file during Men2XNF8, and thus will not be passed to subsequent stages of the compilation.

Usually, LOC properties on Xilinx PAD symbols will transfer to the attached net and will therefore appear gold; however, sometimes the property gets stuck on the PAD pin. The workaround is to select the *net vertex* connected to the offending pin, then add the LOC property to the net vertex. This new property should show up in gold, and thus will be passed to the compilation tools. In any case, beware of purple LOC properties!

When running the Check function in Design Architect, I get these warnings: Warning: Unable to evaluate property "model" on I\$30 Unable to resolve expression symbol lca\_technology Warning: Unable to evaluate property "\_\_qp\_prim" on I\$30 Bad Triplet CASE Control Expression Unable to resolve expression symbol lca\_technology

#### What do these warnings mean and how can I fix them?

All Xilinx simulation models in Mentor have a variable associated with them called "lca\_technology." Normally, this parameter is set whenever a library component is instantiated, but a number of situations can cause Design Architect to lose this parameter. If this happens, Check will not be able to evaluate any properties that use this parameter; however, the lca\_technology parameter does not need to be set until the design is simulated or translated to an XNF netlist, at which point the lca\_technology parameter is filled in appropriately. Therefore, these warnings can be safely ignored.

You can recover the value of lca\_technology and unclutter the Check report of these warnings by selecting Check  $\rightarrow$  Parameters  $\rightarrow$  Set. In the dialog box, enter **lca\_technology** as the parameter name, and set the value to the appropriate device family (e.g., **xc3000** or **xc4000**). After doing this, re-execute Check Sheet.

### Synopsys

#### Can Input and Output flip-flops be inferred in XC4000E designs?

Synopsys can infer input and output flip flops in an XC4000E design. However, if a flip flop has its clock enable (or reset pin) connected, then Synopsys cannot infer it as an IOB flip-flop, and it will be implemented as an XC4000E CLB flip-flop. For a flip-flop to be inferred as an IOB flip flop by Synopsys, its clock enable (and reset pin) must not be connected to anything. You must, therefore, instantiate IOB flip-flops that have their clock enable pin connected.

#### Can Synopsys infer an input flip-flop with the "NODELAY" attribute?

The Synopsys (XSI) For FPGAs manual states on page B-9 and B-10 that input latches and flip flops with the NODELAY attribute may be inferred. This is not true. All Input flip flops and input latches with a NODELAY attribute must be instantiated.

#### **Input Flip-Flops:**

For the XC4000/A/H/D family, the "fast" input flip-flops are IFD\_F and IFDI\_F For the XC4000E family, the "fast" input flip-flops are IFDX\_F, IFDXI\_F, and IFDXI\_U

#### Input Latches:

For the XC4000/A/H/D family, the "fast" input latches are ILD\_1F and ILDI\_1F For the XC4000E family, the "fast" input latches are ILDX\_1F and ILDXI\_1F

## **O** Do I require any additional settings for XC3000 or XC5200 designs in Synopsys?

There is one additional setting that you should include into your .synopsys\_dc.setup file, if you are using the FPGA Compiler to synthesize XC3000 or XC5200 designs. Include the following line in your .synopsys\_dc.setup file:

fpga\_improved\_delay\_mapping = 1

### **Technical Support Resources**

In addition to field application engineers (FAEs) and technical support engineers (TSEs) located all over the world to provide direct support, Xilinx has several automated services to provide answers to your queries: an e-mail server, an automated FAX system, a bulletin board system, and special interest e-mail groups.

The **XDOCS** e-mail system provides 24-hour-a-day, 7-day-a-week access to the same database that the TSEs use. It is updated daily with bugs, workarounds, and helpful hints. Via e-mail, users can search for a specific record, or use keywords to trigger a search of the database; XDOCS will send the requested information by return e-mail. Users can receive periodic updates regarding new additions to the system.

To subscribe to XDOCS, send an e-mail to xdocs@xilinx.com with "help" as the only word in the subject header.

The **XFACTS** automated FAX system (408-879-4400) provides the same information as XDOCS, but uses a phone/FAX interface instead of e-mail. Using a touch-tone telephone, users can request documents that are sent to their FAX machine.

The **technical support group** also has an e-mail alias: hotline@xilinx.com, and a bulletin board that is updated with utilities such as new package files as they become available.

Due to the growth in interest in specific application areas, Xilinx has established a set of e-mail addresses to provide support for questions related to these topics (*see margin at right*).

If you have any questions or comments regarding these systems, or if there are other support methods that you would like to see implemented, give us a call or send a FAX; the numbers are given in the margin at right.  $\blacklozenge$ 

### Synopsys (con't)

#### **HOTLINE SUPPORT**

#### **United States**

Customer Support Hotline: 800-255-7778 Hrs: 8:00 a.m.-5:00 p.m. Pacific Customer Support Fax Number: 408-879-4442 Avail: 24 hrs/day-7 days/week

> E-mail Address: hotline@xilinx.com

Electronic Tech. Bulletin Board: 408-559-9327

Avail: 24 hrs/day-7 days/week

Customer Service\*: 408-559-7778 ask for customer service \*Call for software updates, authorization codes, documentation updates, etc.

#### Europe

UK, London Office telephone: (44) 1932 349402 fax: (44) 1932 333530 BBS: (44) 1932 333540 e-mail: ukhelp@xilinx.com

France, Paris Office telephone: (33) 1 3463 0100 fax: (33) 1 3463 0109 e-mail:frhelp@xilinx.com

Germany, Munich Office telephone: (49) 89 99 15 49 30 fax: (49) 89 904 4748 e-mail: dlhelp@xilinx.com

#### **AUTOMATED SUPPORT**

Xilinx World Wide Web Site http://www.xilinx.com.

XDOCS e-mail document server for instructions, send an e-mail to xdocs@xilinx.com with "help" as only item in the subject header.

XFACTS fax document server-Call 1-408-879-4400.

#### Specific Question E-mail:

Digital Signal Processing ..... dsp@xilinx.com PCI-bus ......pci@xilinx.com Plug and Play ISA ......PnP@xilinx.com PCMCIA card ......pcmcia@xilinx.com Async. Transfer Mode .......atm@xilinx.com Reconfig. Computing .. reconfig@xilinx.com

#### FAXRESPONSEFORM—XCELL20 1Q96

#### Corporate

**Headquarters** Xilinx, Inc. 2100 Logic Drive San Jose, CA 95124 Tel: 408-559-7778 Fax: 408-559-7114

#### Europe

Xilinx, Ltd. Suite 1B, Cobb House Oyster Lane Byfleet Surrey KT147DU United Kingdom Tel: 44-1-932-349401 Fax: 44-1-932-349499

#### Japan

Xilinx, KK Daini-Nagaoka Bldg. 2F 2-8-5, Hatchobori, Chuo-ku, Tokyo 104 Japan Tel: 81-3-3297-9191 Fax: 81-3-3297-9189

#### Asia Pacific

Xilinx Asia Pacific Unit 4312, Tower II Metroplaza Hing Fong Road Kwai Fong, N.T. Hong Kong Tel: 852-2424-5200 Fax: 852-2494-7159

### FAX in Your Comments and Suggestions

To: Brad Fawcett, XCELL Editor

Xilinx Inc. FAX: 408-879-4676

From:	_
i i onn.	-

Date:

#### Delease add my name to the XCELL mailing list.

NAME	

COMPANY ADDRESS

CITY/STATE/ZIP

PHONE

## □ I'm interested in having my company's design featured in a future edition of XCELL as a Customer Feature.

Comments and Suggestions:

Please use this form to FAX in your comments and suggestions, or to request an addition to the XCELL mailing list. Please feel free to make copies of this form for your colleagues.



2100 Logic Drive San Jose, CA 95124-3450 U.S. Postage PAID First Class Permit No. 2196 San Jose, CA

