

# Universe II<sup>™</sup> Manual Addendum

Document Number: 8091142\_AD001\_05 Document Status: Final Release Date: September 2001



Tundra Semiconductor Corporation

#### Trademarks

TUNDRA is a registered trademark of Tundra Semiconductor Corporation (Canada, U.S., and U.K.). TUNDRA, the Tundra logo, Universe II, and Silicon Behind the Network, are trademarks of Tundra Semiconductor Corporation. All other registered and unregistered marks (including trademarks, service marks and logos) are the property of their respective owners. The absence of a mark identifier is not a representation that a particular product name is not a mark.

#### Copyright

Copyright © September 2001 Tundra Semiconductor Corporation. All rights reserved. Published in Canada

This document contains information which is proprietary to Tundra and may be used for non-commercial purposes within your organization in support of Tundra products. No other use or transmission of all or any part of this document is permitted without written permission from Tundra, and must include all copyright and other proprietary notices. Use or transmission of all or any part of this document in violation of any applicable Canadian or other legislation is hereby expressly prohibited.

User obtains no rights in the information or in any product, process, technology or trademark which it includes or describes, and is expressly prohibited from modifying the information or creating derivative works without the express written consent of Tundra.

#### Disclaimer

Tundra assumes no responsibility for the accuracy or completeness of the information presented which is subject to change without notice. In no event will Tundra be liable for any direct, indirect, special, incidental or consequential damages, including lost profits, lost business or lost data, resulting from the use of or reliance upon the information, whether or not Tundra has been advised of the possibility of such damages.

Mention of non-Tundra products or services is for information purposes only and constitutes neither an endorsement nor a recommendation.



# 1. Introduction

This document is a companion document to the Universe II User Manual — 8091142.MD300.01. This addendum explains the difference between the Universe II and Universe IIB and Universe IID, as well as highlighting design information for the Universe IIB/IID. The addendum also corrects specific manual errata from the Universe II User Manual — 8091142.MD300.01.

The Universe IIB and Universe IID devices are functionally identical, with the exception of some Universe IIB errata fixes that have been implemented Universe IID. Universe IIB errata are explained in the *Universe IIB/IID Device Errata* document. Refer to Tundra Semiconductor's website — www. tundra.com — for the most up-to-date information on our VME product line.

This addendum is organized as follows:

- "Universe II Device Errata" on page 4, informs the user that all Universe II Device Errata have been corrected in the Universe IIB/IID device.
- "Universe IIB/IID Feature and Functional Changes" on page 4, describes feature and functional changes which have been incorporated in the Universe IIB/IID.
- "Universe IIB/IID Design Information" on page 7, describes the Universe IIB/IID design notes.
- "Signals and DC Characteristics of the Universe IIB/IID" on page 13, describes the signal and DC characteristics of the Universe IIB/IID device.
- Section 6, "Mechanical Information" on page 16, describes package information for the Universe IIB/IID device.
- "Universe IIB/IID Ordering Information" on page 16, outlines ordering information for the Universe IIB/IID device.
- "Universe II Manual Errata" on page 17, describes errata from the Universe II manual.

For more information on Universe II, please refer to the current Universe II User Manual — 8091142.MD300.01. For both Universe II and Universe IIB/IID technical documentation refer to our web site — www.tundra.com.

# 1.1 Universe II Device Errata

All Universe II (CA91C142) device errata have been corrected in the Universe IIB/IID. Universe II errata are explained in the *Universe II (CA91C142) Device Errata* document. Refer to Tundra Semiconductor's website — www. tundra.com — for the most up-to-date information on our VME product line.

Specific Universe IIB (CA91C142B) device errata have been corrected in the Universe IID (CA91C142D). Universe IIB errata are explained in the *Universe IIB/IID Device Errata* document. Refer to Tundra Semiconductor's website — www. tundra.com — for the most up-to-date information on our VME product line.

# 1.2 Universe IIB/IID Feature and Functional Changes

This section identifies new features and changes in functionality implemented for the Universe IIB/IID. The Universe IIB/IID functionality and pin compatible with the Universe II.




Figure 1: Universe IIB/IID Block Diagram

## 1.2.1 Universe IIB/IID's FIFOs

Each of the Universe IIB/IID's three FIFOs are double the depth of the Universe II FIFOs. The depth of FIFOs in the Universe II is 32 entries. The depth for the Universe IIB/IID is 64 entries. The width of the FIFOs is 64-bit.

## 1.2.2 Revision ID

The revision ID of the Universe IIB/IID is x02 in the PCI\_CLASS register (offset x008).

## 1.2.3 VMEbus Arbiter Time-out Increased

The Universe IIB/IID VMEbus arbiter time-out has been increased.

When the Universe II, acting as SYSCON, detected a false request — usually consisting of noise on the signal — on BR\*, the device negated BGOUT\* for 60 ns.

When false requests were performed with multiple masters, the 60 ns delay was insufficient. This delay was increased for the Universe IIB/IID to ensure more reliable operation in the event of a false request on BR\*.

## 1.2.4 DY4 Auto-ID

The Universe IIB/IID initiates DY4 Auto-ID with IRQ1\* when it is the SYSCON. In order for the SYSCON to be able to initiate a DY4 Auto-ID, it must be able to generate a level one interrupt and have its interrupt handler attempt to respond to it, but not detect a DTACK\*.

## 1.2.5 DY4 Auto-ID

When using the DY4 Auto-ID mechanism in the Universe II, the propagation delay through the part from IACKIN\* to IACKOUT\* is five clocks instead of four. This causes existing DY4 Auto-ID algorithms to incorrectly identify relative Universe II boards in a system.

This issue has been changed to ensure Universe IIB/IID boards are correctly identified in a system.

## 1.2.6 Noise on AS\*, DS1\* and DS0\*

In the Universe II, noise on the AS\*, DS1\* and DS0\* control signals may produce unpredictable operations, such as data corruption or false address qualification. Filters must be implemented in the designs.

In the Universe IIB/IID, additional filters have been added in order to eliminate the noise on AS\*, DS1\* and DS0\*. These filters can be activated by writing to bits 13 and 14 of the U2SPEC register at offset x4FC. For example, if a 1 is written to bit 13 the AS\* filtering is activated. If a 1 is written to bit 14 then the DS0\* and DS1\* filters are activated.

Refer to Table on page 9 for information on the U2SPEC register.

## 1.2.7 DTACK\* and AS\* release

When performing IACK cycles and coupled 8- or 16-bit cycles as a VME master, the Universe II waited for the VME slave to release DTACK\* before it removes AS\*. If the slave card links release of DTACK\* to the release of AS\*, a deadlock condition may result because both master and slave wait for each other to end the cycle. The *ANSI VME64 Specification* specifies no slave relationship between DTACK\* and AS\*, therefore no assumptions on its behavior should be made by the slave.

The Universe IIB/IID does not wait for DTACK\* to be negated before negating AS\*.

#### 1.2.8 Increased delay

The delay between IRQ2\* assertion and SYSFAIL\* negation is increased in the Universe IIB/IID. The Universe II negated SYSFAIL\* as it asserted IRQ2\* for VME64 Auto-ID.

To ensure correct operation of VME64 Auto-ID, the Universe IIB/IID waits a few clocks cycles after asserting IRQ2\* before negating SYSFAIL\*.

#### 1.2.9 Location Monitor

The location monitor can be accessed with an ADOH cycle with the Universe II. The location monitor cannot be accessed with an ADOH cycle with the Universe IIB/IID.

## 1.2.10 Location Monitor

The Universe IIB/IID VAS bit field in the LM\_CTL register can be programmed to accept USER1 and USER2 AM codes.

#### 1.2.11 VCSR\_CTL

Bit 1 of the VCSR\_CTL register is reserved in the Universe IIB/IID.

## 1.2.12 SYSRESET\*

A software SYSRESET\* bit has been added in the Universe IIB/IID. When bit 14 of the MISC\_CTL register is written with a value of 1, the Universe IIB/IID asserts SYSRESET\*. However, the Universe IIB/IID ignores all input on SYSRESET\* while it asserts SYSRESET\*. This permits the Universe IIB/IID to assert SYSRESET\* without resetting itself.

## 1.2.13 PCI Target

Transfers appear on the VMEbus as 16-bit transfers when the Universe IIB/IID is programmed as follows:

- PWEN= 1
- VDW=16-bit, 32-bit or 64-bit
- VCT= 0
- External PCI master begins a burst 32-bit write with A2=0 and BE#=0011, followed by a transfer with BE#=1100.

These criteria optimize performance of 32-bit PCI systems which regularly perform 16-bit transfers. A series of 16-bit transfers is also performed if 64-bit posted write is received with BE#=11000011.

## 1.2.14 Latency Timer

When the Universe IIB/IID latency timer is programmed for eight clock periods and FRAME#, IRDY# and TRDY# are asserted while GNT# is not asserted, FRAME# is negated on the next clock edge.

## 1.2.15 Interrupt Acknowledge Priority

The interrupt handler in the Universe II serviced the interrupt depending on the order the interrupt was received. When an interrupt of higher priority was received, the Universe II serviced the interrupt it received first, even if it has a lower priority designation. The Universe IIB/IID services an interrupt of higher priority first instead of the first interrupt it receives.

# **1.3 Universe IIB/IID Design Information**

## 1.3.1 Universe IIB/IID Specific Register

The Universe Specific Register, U2SPEC, offset 0x4FC, can be used to improve the performance of the Universe IIB/IID by reducing the latency of key VMEbus timing elements. This register is present in versions of the Universe device which have a Revision ID of 01or 02 — defined in the PCI\_CLASS register, offset 008.

This feature exists in the Universe II. Please refer to the Tundra website — www.tundra.com — for more information.

This section describes the operation of the Universe IIB/IID's Specific register (U2SPEC), offset 0x4FC.

### 1.3.2 Overview of the U2SPEC Register

Although the VMEbus is asynchronous, there are a number of maximum and minimum timing parameters which must be followed. These requirements are detailed in the *VME64 Specification*.

In order to qualify as compliant the master, slave and location monitor devices must guarantee they meet these timing parameters independent of their surroundings. They must assume zero latency between themselves and the VMEbus. This, in practice, is never the case. Buffers, transceivers and the backplane itself, all introduce latencies that combine to produce additional system delay. The consequence of such delay is the degradation of overall performance.

The Universe IIB/IID's U2SPEC register enables users to compensate for the latencies which are inherent to their VMEbus system designs. Through the use of this register, users can reduce the inherent delay associated with five key VMEbus timing parameters.



Use of the U2SPEC register may result in violation of the VME64 Specification.

The key VMEbus timing parameters are outlined in the following sections. The Universe II and Universe IIB/IID's U2SPEC register bits are described in Table 1.

Register	Name: U2SPEC			R	egister Off	set: 4FC
Bits		Fund	ction			
31-24		Universe Reserved				
23-16		Universe Reserved				
15-08	Universe Reserved DTKFLTR Reserved MASt11 READt27					
07-00	Universe Reserv	Universe Reserved				PREt28

#### Table 1: Universe II and IIB Specific Register (U2SPEC)

#### **U2SPEC Description**

Name	Туре	Reset By	Reset State	Function
DTKFLTR	R/W	all	0	VME DTACK* Inactive Filter 0=Slower but better filter, 1=Faster but poorer filter
MASt11	R/W	all	0	VME Master Parameter t11 Control (DS* high time during BLT's and MBLT's) 0=Default, 1=Faster
READt27	R/W	all	00	VME Master Parameter t27 Control (Delay of DS* negation after read) 00=Default, 01=Faster, 10=No Delay
POSt28	R/W	all	0	VME Slave Parameter t28 Control (Time of DS* to DTACK* for posted-write) 0=Default, 1=Faster
PREt28	R/W	all	0	VME Slave Parameter t28 Control (Time of DS* to DTACK* for prefetch read) 0=Default, 1=Faster



The bits marked as Universe Reserved must be set to "0".

# **1.3.3**Adjustable VME Timing Parameters1.3.3.1VME DTACK\* Inactive Filter (DTKFLTR)

In order to overcome the DTACK\* noise typical of most VME systems, the Universe IIB/IID quadruple samples this signal with the 64 MHz clock. The extra sampling is a precaution that results in decreased performance. Users who believe their systems to have little noise on their DTACK\* lines can elect to filter this signal less, and thus increase their Universe II and Universe IIB/IID response time.

#### 1.3.3.2 VME Master Parameter t11 Control (MASt11)

According to the *VME64 Specification*, a VMEbus master must not drive DS0\* low until both it and DS1\* have been simultaneously high for a minimum of 40 ns. The MASt11 parameter in the U2SPEC register, however, allows DS0\* to be driven low in less than 40 ns.

#### 1.3.3.3 VME Master Parameter t27 Control (READt27)

During read cycles, the VMEbus master must guarantee the data lines are valid within 25 ns after DTACK\* is asserted. The master must not latch the data and terminate the cycle for a minimum of 25 ns after the falling edge of DTACK\*.

The READt27 parameter in the U2SPEC register supports faster cycle termination with one of two settings. One setting allows data to be latched and the cycle terminated with an associated delay that is less than 25 ns. The second setting results in no delay in latching and termination.

#### 1.3.3.4 VME Slave Parameter t28 Control (POSt28)

According to the VME64 Specification, VMEbus slaves must wait at least 30 ns after the assertion of DS\* before driving DTACK\* low. When the Universe II or Universe IIB/IID is acting as a VME slave, the POSt28 parameter in the U2SPEC register enables DTACK\* to be asserted in less than 30 ns when executing posted writes.

#### 1.3.3.5 VME Slave Parameter t28 Control (PREt28)

VMEbus slaves must wait at least 30ns after the assertion of DS\* before driving DTACK\* low. When the Universe II or Universe IIB/IID is acting as a VME slave in the transaction, PREt28 parameter in the U2SPEC register enables DTACK\* to be asserted in less than 30 ns when executing pre-fetched reads.

#### 1.3.4 Universe IIB/IID Non-incrementing DMA

This section describes the operation of the Universe IIB/IID's VMEbus Non-Incrementing Mode (Non-Inc Mode) for DMA transfers. The Non-Inc Mode only applies to versions of the Universe device that have a Revision ID of 01 and 02 - defined in the PCI\_CLASS register, offset 008.

This feature exists in the Universe II. Please refer to the Tundra website, www.tundra.com, for more information.

#### 1.3.4.1 Feature Overview

The Non-Inc Mode allows the DMA Controller to perform transfers to or from a fixed VMEbus address. This means that the specified VMEbus address is not incremented during DMA reads or writes. This applies to both Direct and Linked List types of DMA operation. For more information on these two types of DMA operation, refer to the DMA Controller Section in the Universe II User Manual.

00

Unlike incrementing DMA operation, in Non-Inc Mode the DMA Controller can only perform 8-,16- or 32-bit single cycle transfers on the VMEbus. This means that BLT and MBLT transfers cannot be performed when operating in Non-Inc Mode.

#### 1.3.4.2 How to Use Non-Inc Mode

The VMEbus Non-Inc Mode is enabled by writing a 1 to bit 9 of the DCTL register, offset 0x200. This bit is called the NO\_VINC bit and is shown as Universe Reserved in Universe and Universe II documentation.

Register	Name: D	OCTL				Register Of	fset:20	
Bits			Fun	ction				
31-24	L2V		Universe Reserved					
23-16	VE	W	Universe Reser	ved		VAS		
15-08	PC	ЗM	SUPER	Universe	Reserved	NO_VINC	VCT	
07-00	LD64EN	Universe Reserved						

 Table 1
 DMA Transfer Control Register (DCTL)

In order to set-up and initiate DMA operation, the same steps which are described in the DMA Controller Section in the Universe II User Manual must be followed for Non-Inc Mode.

The basic steps in setting-up and initiating DMA operation are as follows:

- 1. Program the tenure and interrupt requirements in the DGCS register (offset 0x220).
- 2. Program the source and destination addresses in the DLA and DVA registers.
- 3. Set the GO bit in the DGCS register.

#### 1.3.4.3 Issues with Non-Inc Mode The VMEbus Address

In Non-Inc Mode, the DVA register (offset 0x210) does not necessarily contain the fixed VMEbus address. This register must not be read during a DMA Non-Inc Mode transfer. Once a DMA transfer has been stopped — by setting the STOP bit of the DGCS register — the Non-Inc Mode transfer cannot be restarted by simply writing a "1" to the GO bit of the DGCS register. The DVA register must be reprogrammed with the required address before setting the DGCS GO bit.

#### The VON Counter

When the VON counter in the DGCS register reaches its programmed limit, the VMEbus Master Interface of the Universe II stops transferring data until the VOFF timer expires. If the device is operating in Non-Inc Mode, the VON counter has different limits than those indicated in the DMA Controller section in the Universe II User Manual.

The different settings are detailed in Table 2.

VON	VMEbus Aligned DMA Transfer Count
001	128 bytes
010	256 bytes
011	512 bytes
100	1024 bytes
101	2048 bytes
110	4096 bytes
111	8192 bytes

Table 2: VON Settings for Non-Inc Mode

#### P\_ERR Flag Behavior

When the GO bit is set in Non-Inc Mode, the P\_ERR flag of the DGCS register is 1 when the following conditions are true:

- VCT bit of the DCTL register has a value of 1
- VDW field of the DCTL register has a value of 01 and bit 0 of the DVA register is a value of 0
- VDW field of the DCTL register has a value of 10 and bits 1 and 0 of the DVA register are non-zero
- VDW field of the DCTL register has a value of 11.

#### 1.3.4.4 Single Cycle Transfers

The Universe II and Universe IIB/IID perform 8-,16- or 32-bit single cycle transfers on the VMEbus. BLT and MBLT transfers cannot be performed when operating in Non-Inc Mode.

#### Performance

The transfer performance of DMA in Non-Inc Mode has been simulated at 14 MB/s for 32-bit writes and at 8 MB/s for 32-bit reads. This performance was determined using ideal slave responses; lower performance can be expected in actual systems.

# 1.4 Signals and DC Characteristics of the Universe IIB/IID

## 1.4.1 Absolute Maximum Ratings

#### Table 3: Absolute Maximum Rating

Parameter	Limits
DC Supply Voltage	-0.3 to 7.0 V
DC Input Voltage	-0.5 to vdd + 0.5V
DC current drain per pin, any single input or output	± 50ma
DC current drain per pin, any paralleled outputs	± 100ma
DC current drain Vdd or Vss	± 75ma
Storage Temperature (Tstg)	-40 °C to 125 °C

## 1.4.2 Recommended Operating Characteristics

The following table specifies recommended operating condition for the Universe IIB/IID.

Table	4: C	Dperating	Conditions
-------	------	-----------	------------

Symbols	Parameters	Min	Max	Frequency Operation (Mhz)
Vdd	DC Supply Voltage (5V ± 10%)	4.5V	5.5V	
Ta (Commercial)	Ambient Temperature	0°C	+70°C	25 - 33
Ta (Industrial)	Ambient Temperature	-40°C	+85°C	25 - 33
Ta (Extended)	Ambient Temperature	-55°C	+125⁰C	25

#### 1.4.2.1 Non-PCI Characteristics

The following table specifies the required DC characteristics of all non PCI signals pins:

Symbols	Parameters	Test conditions	Min	Max
VIH_ttl	Voltage Input high		2.0 V	
VIH_cmos	Voltage Input high		0.7 Vdd	
VIL_ttl	Voltage Input low			0.8V
VIL_cmos	Voltage Input low			0.3Vdd
Vt+_ttl	Voltage Input high Schmitt trigger		2.0 V	
Vt+_cmos	Voltage Input high Schmitt trigger		0.7Vdd	
Vtttl	Voltage Input low Schmitt trigger			0.8V
Vtcmos	Voltage Input low Schmitt trigger			0.25Vdd
lin	Input leakage current low	With no pull-up or pull-down resistance (Vin = Vss or Vdd)	-5.0ma	5.0ma
loz	Tristate output leakage	Vout = vdd or Vss	-10.0ma	10.0ma

**Table 5: Non-PCI Electrical Characteristics** 

#### 1.4.2.2 PCI Characteristics

The following table specify the required AC and DC characteristics of all PCI Universe IIB/IID signal pins. Reference document is the PCI Local Bus specification Revision 2.1 and the Aspec Document describing 5.0 V PCI (75  $\mu$ m pitch) in the HDA/C9000 process.

Symbols	Parameters	Condition	Min	Max	Units
Vil	Voltage Input low		-0.5	0.8	V
Vih	Voltage Input high		2.0	Vdd + 0.5	V
lih	Input leakage current high	Vin = 2.7V		70	ma
lil	Input leakage current low	Vin = 0.5V		-70	ma
Vol	Voltage output low	lout = 3ma, 6ma		0.4	V
Voh	Voltage output high	lout = 2ma	2.4		V
loh(AC)	Switching current high	0 < Vout <sup>2</sup> 1.4	-44		ma
		1.4 < Vout < 2.4	-44 + (Vout -1.4) / 0.024		ma
		3.1 < Vout < Vdd		EqnA	ma
	(Test point)	Vout = 3.1V		-142	ma
lol (AC)	Switching current high	0 < Vout <sup>3</sup> 1.4	95		ma
		0.6Vdd < Vout < 0.1Vdd	Vout / 0.023		ma
		0.71 < Vout < 0		EqnB	ma
	(Test point)	Vout = 0.71V		206	ma
Icl	Low clamp current	-5 Vin <sup>2</sup> -1	-25 + (Vin +10) / 0.015		ma
slewr	Output rise slew rate	0.4V to 2.4V load	1	5	V/ns
slewf	Output fall slew rate	2.4V to 0.4V load	1	5	V/ns

 Table 6: AC/DC PCI Electrical Characteristics

Eqn A: loh = 11.9 \* (Vout - 5.25) \* (Vout + 2.45) for Vdd > Vout > 3.1V Eqn B: lol = 78.5 \* Vout \* (4.4 - Vout) for 0V < Vout < 0.71V

## 1.4.3 Pin Information

#### 1.4.3.1 313 PBGA Pin List

The Universe IIB/IID has the same 313 PBGA pin list as the Universe II. Refer to the Universe II User Manual for information on the 313 PBGA pin list.

# **1.5 Mechanical Information**

## 1.5.1 Universe IIB/IID 313 PBGA

The Universe IIB/IID has the same 313 PBGA package as the Universe II. Please refer to the Mechanical and Ordering Information in the Universe II User Manual for information on the 313 PBGA package.

The 313 Universe IIB/IID (CA91C142B) PBGA has a four layer substrate design. The previous version of the 313 PBGA had a two layer substrate design. Please refer to *Application Note: 313 PBGA Package Differences for the Universe II and Universe IIB/IID*, for more information on the package differences. This document is available on the Tundra website — ww.tundra.com.

## 1.5.2 Universe IIB/IID Ordering Information

Part Number	Frequency	Voltage	Temperature	Package
CA91C142B-33CE	33 MHz	5.0V	0° to 70°C	PBGA
CA91C142B-33IE	33 MHz	5.0V	-40° to 85° C	PBGA
CA91C142B-25EE	25 MHz	5.0V	-55° to 125°C	PBGA
CA91C142B-33CBZ	33 MHz	5.0V	0° to 70°C	DBGA
CA91C142B-33IBZ	33 MHz	5.0V	-40° to 85° C	DBGA
CA91C142B-25EBZ	25 MHz	5.0V	-55° to 125°C	DBGA
CA91C142D-33CE	33 MHz	5.0V	0° to 70°C	PBGA
CA91C142D-33IE	33 MHz	5.0V	-40° to 85° C	PBGA
CA91C142D-25EE	25 MHz	5.0V	-55° to 125°C	PBGA

#### Table 7: Ordering Information<sup>a</sup>

a. The extended temperature Universe IIB/IID is only available in 25 MHz variants.

# 1.6 Universe II Manual Errata

This section corrects manual errata in the Universe II User Manual — 8091142.MD300.01.

#### Chapter 1

• Page Number: 1-5

Errata Description: The fifth bulleted point, Phone Support, has the wrong phone number.

Corrective Action: The phone number for Phone Support is (613) 592-0714.

#### Chapter 2

• Page Number: 2-8 (Section 2.2.1.3)

Errata Description: The first bullet implies there is another option than the TXFE bit being clear when the TXFIFO is empty.

Corrective Action: Replace existing bulleted text with: "when the TXFIFO is empty the TXFE bit is clear".

• Page Number: 2-18 (second paragraph)

Errata Description: The first sentence read 1024-byte boundary.

Corrective Action: The byte boundary should be 2048-byte.

• Page Number: 2-18 (last paragraph)

Errata Description: The first two sentences of this paragraph are incorrect.

Corrective Action: Replace existing text with: "If an error occurs on the PCI bus, a bus error will occur on the VMEbus because they are coupled. In the event a bus error occurs on the VMEbus once a LOCK# has been established, the VMEbus master which locked the VMEbus must terminate the LOCK# by negating BBSY\*."

• Page Number: 2-19 (first paragraph)

Errata Description: Clarification of information required.

Corrective Action: Add the following note to the paragraph: "LOCK# is negated on the PCI bus when AS\* is negated on the VMEbus. LOCK# is not negated when AS\* is negated if LOCK# was asserted by an ADOH/lock command."

Page Number: 2-24 (last paragraph)

Errata Description: The paragraph references a level 2 STATID register, which does not exist.

Corrective Action: Remove the word level 2 in reference to the STATID register.

• Page Number: 2-31 (Section 2.3.1.1)

Errata Description: The paragraph incorrectly references the PCI target response of ACK64#.

Corrective Action: Delete the last two sentences in this paragraph. The Universe II will pack write data to 64-bits for the first data phase if it asserted REQ64# independent of whether or not it receives ACK64# from the target.

• Page Number: 2-36 (Section 2.3.2.1)

Errata Description: The first bullet implies there is another option then the MISC\_STAT register being clear when the RXFIFO is emptying.

Corrective Action: Replace existing bulleted text with: "when the RXFIFO is emptying the MISC\_STAT register is clear".

• Page Number: 2-38 (Section 2.3.3.1)

Errata Description: The text incorrectly explains when the Universe II becomes PCI bus target.

Corrective Action: Change the text of eight programmed PCI target images to nine programmed PCI target images.

• Page Number: 2-42 (Section 2.3.3.3)

Errata Description: The explanation of Coupled Request Phase is incorrect.

Corrective Action: Delete Coupled Request Phase information.

• Page Number: 2-51 (Section 2.4.1.1)

Errata Description: The VMEbus slave image 0 and 5 is incorrect.

Corrective Action: Replace existing text with: (VMEbus slave image 0 and 4).

• Page Number: 2-51 (Section 2.4.1.1)

Errata Description: The third paragraph on the page, concerning VMEbus slave images, is incorrect.

Corrective Action: Replace existing text with: The Universe II's eight VMEbus slave images (images 0 to 7) are bounded by A32 space. The first and fourth of these images (VMEbus slave image 0 and 4) have a 4-Kbyte resolution while VMEbus slave images 1 to 3 and 5 to 7 have 64-Kbyte resolution (maximum image size of 4 Gbytes). Image 0 or 4 would be used as A16 images since they provide the finest granularity of the eight images.

• Page Number: 2-51 (Section 2.4.1.2)

Errata Description: The field which controls generation of the PCI transaction command was named incorrectly.

Corrective Action: Replace PAS with LAS.

• Page Number: 2-116 (Table 2.22)

Errata Description: The last entry in the table, PCI CSR Image Space, has an incorrect title.

Corrective Action: Replace PCI CSR Image Space with PCI CSR Master Enable.

• Page Number: 2-123 (Section 2.10.5)

Errata Description: The minimum duty cycle value is incorrect.

Corrective Action: The text should be corrected from 60-40 duty cycle to 50-50 duty cycle.

#### Chapter 3

• Page Number: 3-3 (Table 3.1)

Errata Description: More information is required for the VOE# signal description.

Corrective Action: Add the sentence: VOE# is negated during some VMEbus Slave Channel read operations.

• Page Number: 3-6 (Table 3.2)

Errata Description: The SERR# signal is not bidirectional.

Corrective Action: The SERR# signal should be changed to an output.

#### Appendix A

• Page Number: App A-1

Errata Description: The last sentence describing bit combinations is incorrect.

Corrective Action: Replace existing text with: "Bits listed as reserved must be programmed with a value of zero. Reserved bits will always read a value of zero."

• Page Number: App A-8

Errata Description: The DP\_D functional description and the reset state must be corrected.

Corrective Action: The reset state of DP\_D is 0. The function information of Data Parity Detected must be renamed Master Data Parity Error.

• Page Number: App A-36

Errata Description: The reset state for CRT[3:0] and the functional description for CWT[2:0] must be corrected.

Corrective Action: Change the reset state for CRT[3:0] to 0001. Change the 101=246 PCI Clocks to 256 PCI Clocks.

• Page Number: App A-40

Errata Description: The LAERR Description has an incorrect name.

Corrective Action: Alter LAERR [31:0] to LAERR [31:2].

• Page Number: App A-44

Errata Description: The PCI Target Image 4 Translation Offset (LS14\_TO) has an incorrect offset value.

Corrective Action: Change Offset:1B0 to Offset:1AC.

• Page Number: App A-65

Errata Description: Throughout the LINT\_EN Description, the Interrupt is referred to as masked and should, instead, be referred to as disabled.

Corrective Action: Correct the table to read disabled instead of masked.

• Page Number: App A-68

Errata Description: The LINT\_STAT Description from VERR to VOWN describes the interrupts as enables when they should be called active since they are status bits.

Corrective Action: Correct the appropriate descriptions to refer to the Interrupts as active instead of enabled.

• Page Number: App A-92 (Table A.80)

Errata Description: The Semaphore 1 Register Table (SEMA1) should have a function of TAG7 for bits 31-24, SEM7.

Corrective Action: Replace the TAG6 function with TAG7.

• Page Number: App A-94 (fourth paragraph)

Errata Description: The PWON setting was misspelled POWN.

Corrective Action: Replace POWN with PWON.

• Page Number: App A-94 (sixth paragraph)

Errata Description: The last paragraph concerning the PABS[1:0] field contains incorrect data.

Corrective Action: Delete the entire paragraph.

• Page Number: App A-95

Errata Description: The MISC\_CTL Description table, has incorrect values for SW\_LRST and SW\_SYSRST.

Corrective Action: The Type column for SW\_LRST and SW\_SYSRST should change to: W/Read 0 always.

• Page Number: App A-95 (Table A.82)

Errata Description: The SW\_SYSRST bit is misspelled in the table.

Corrective Action: Replace SW\_SRST with SW\_SYSRST.

• Page Number: App A-97

Errata Description: The Function description for the LCLSIZE in the MISC\_STAT Description table is incorrect.

Corrective Action: Replace the part of the sentence that states: At the trailing edge of RST#, with: At the rising edge of RST#.

• Page Number: App A-97

Errata Description: The MISC\_STAT Description table has incorrect values for DY4AUTOID.

Corrective Action: Replace the Reset By column for DY4AUTOID with: Power-up Reset and VMEbus SYSRESET\*.

• Page Number: App A-115

Errata Description: Information must be added to the VAS Function in the LM\_CTL Description table.

Corrective Action: Add, to the VAS Function section of the LM\_CTL Description table, the following information: 110=User1, 111=User2.

• Page Number: App A-116

Errata Description: The Name BS[31:16] is incorrect in the LM\_BS Description.

Corrective Action: Replace the Name BS[31:16] with BS[31:12].

• Page Number: App A-119

Errata Description: Table A.105, VCSR\_CTL, should show bit 1 as reserved.

Corrective Action: Delete LAS from the table in order to show 07-00 as completely reserved.

• Page Number: App A-119

Errata Description: The paragraph describing the EN bit is not clear.

Corrective Action: Delete the original paragraph and replace the text with: The EN bit of the VCSR\_CTL register is set to a value of "1" whenever a VME64 monarch acquires the Status/ID vector for the level 2 interrupt during VME64 Auto ID.

• Page Number: App A-122

Errata Description: The Name VAERR[31:0] is incorrect in the VAERR Description table.

Corrective Action: Replace VAERR[31:0] with VAERR[31:1].

• Page Number: App A-122

Errata Description: The sentence beginning with: The Universe II PCI Master Interface, is incorrect.

Corrective Action: Replace existing text with: The Universe II VMEbus Master Interface.

• Page Number: App A-141

Errata Description: More information must be added to the page.

Corrective Action: Add the following sentence after the first paragraph: VCSR\_BS register is accessed with an 8-bit transfer.


• Page Number: App A-141

Errata Description: A note must be added to the text.

Corrective Action: The following information must be added to the text: "Note: Bits [31:27] of the register are compared with address lines [23:19]." Page Number: App B-13

Errata Description: Figure B.11: Pre-fetched Read Cycle - Universe II as VME Slave is incorrect.

Corrective Action: Replace the existing figure with the following:



• Page Number: App C-3

Errata Description: Figure C.1 (continued): Universe II connections to the VMEbus Through TTL Buffers has updated table information.

Corrective Action: The table cell containing U14, U16 - '642 has been revised. This buffer type is no longer available. It is recommended that U1-U9 - '245 be used in its place. The input has to be tied to ground (Vss) and the enables must be used as inputs when using this buffer type. This makes the '245 buffer an open drain output as required. The table should read:

U1-U9	'245
U10, U12	'126
U11, U13	'125
U15, U17	'241