# hiz TEXAS <br> INSTRUMENTS TMS34010 Assembly Language Tools Reference Card 

## Phone Numbers

TI Customer Response Center (CRC)
Hotline: (800) 232-3200
Graphics Hotline: (713) 274-2340

## Assembler Directives

| . align | . line line number [, address] |
| :---: | :---: |
| -bes size in bits | .list |
| .block beginning line number | . long value1[,...valuen] |
| bss symbol, size in bits [.word alignment flag] | .member name,value [, type ,storage class,size,tag,dims] |
| .byte value1[....valuen] | .mlib ["]filename["] |
| .copy ["]filename["] | .mlist |
| .data | .mnolist |
| .def symbolf [,...symboin] | .nolist |
| . double floating-point value | .option $\{B\|D\| F\|L\| M\|T\| X\}$ |
| .else | .page |
| .end | .sect "section name" |
| .endblock ending line number | symbol .set value |
| .endfunc ending line number | .space size in bits |
| .endif | .stag name, size |
| .eos |  |
| .etag name,size | .sym name,value[,type |
| .even | ,storage class,size,tag,dims] |
| .field value[.size in bits] | .text |
| .file "filename" | .ref symbol $1\left[\ldots\right.$, symbol ${ }_{n}$ ] |
| .float floating-point value | .title "string" |
| .func beginning line number | symbol .usect "section name" |
| .global symbolt[,.., symboln] | ,size in bits [,word alignment <br> flag] |
| if expression |  |
| include ["]filename["] | . utag name,size |
| .int value 1 [...., value $n$ ] | width page width |
| .length page length | .word value1[,.., valuen] |

## Sample MEMORY and SECTIONS Linker Directives

 MEMORY\{

```
display : 0 = Oh, l = 01FFFFOh
    code : 0 = 0D0000000h, l = 03FFFFOh
    space : 0 = 0FFE00000h, l = 01FFFFOh
```

3

## SECTIONS

 \{.text 0DOOOOOOOh : \{ \}
powers ALIGN(32) : \{ \} >code
.data : \{ \} > code
newvars : \{ \} > space
.bss : \{ \} > space

## Invoking the Assembler

gspa input file [object filé [listing file]][-options]

## Options:

-b makes blanks significant.
-c makes case insignificant.
-h allows alternate hex format.

## -i pathname

specifies a directory where the assembler can find files named by the .copy, .include, or .mlib directives.
-I (lowercase "L") produces a listing file.
-q suppresses the banner and all progress information.
-s puts all defined symbols in the object file's symbol table.
-x produces a cross-reference listing of symbols.

## Invoking the Linker

gsplnk [-options] file $1 .$. filen

## Options:

-a produces an absolute, executable module.
-ar produces a relocatable, executable object module.
-c uses ROM autoinitialization model (for C code).
-cr uses RAM autoinitialization model (for C code).
-e global symbol
defines the primary entry point for the output module.
-f 16 -bit fill value
sets the default fill value for holes within output sections.
-h makes all global symbols static.
-i pathname
specifies a directory where the linker can find object libraries named with -I.

## - I libname

names an object library file as linker input.
-m map file name
produces an output map listing.
-o output file name
names the executable output module (the default filename is a.out).
-q requests a quiet run (suppress the banner).
-r retains relocation entries in the output module.
-s strips symbol table information and line number entries from the output module.
-u symbol
places an unresolved external symbol into the output module's symbol table.

## Invoking the Archiver

gspar [-]command[option] libname [file1 ... filen]

## Commands:

-a adds the specified files to the library.
-d deletes the specified members from the library.
-r replaces the specified members in the library.
-t prints a table of contents of the library.
-x extracts the specified files.

## Options:

e tells the archiver not to use the default extension obj for member names.
q suppresses the banner and status messages.
s prints a list of the symbols that are defined in the library. (Valid only with the -a, -r, and -d commands.)
$v$ describes the creation of a new library from an old library.

## Invoking the Object Format Converter

gsprom [-option] [file1 [file2 [file3]]]

## Filename Order:

## 1) Input filename

2) Output filename (TI-tagged format) or high-byte output filename (Tektronix or Intel format)
3) Low-byte output file (Tektronix or Intel format)

## Options:

-i produces Intel hex object output.
-t produces TI-tagged object output.
-x produces Tektronix-hex object output (default).

Register File B

| Reg | Function | Description | Reg | Function | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| B0 | SADDR | Source address | B7 | DYDX | Delta $\mathrm{Y} /$ delta X |
| B1 | SPTCH | Source pitch | B8 | COLORO | Color 0 |
| B2 | DADDR | Destination | B9 | COLOR1 | Color 1 |
| B3 | DPTCH | Destination pitch | $\left\|\begin{array}{\|l\|} \hline \text { B10 } \\ \text { B11 } \\ \text { B12 } \end{array}\right\|$ | TEMP TEMP TEMP | Used as temporary storage for PIXBLTs |
| B4 | OFFSET | Offset |  |  |  |
| B5 | WSTART | Window start |  |  |  |
| B6 | WEND | Window end | SP | SP | Stack pointer |

## I/O Registers

| Address | Register | Description |
| :---: | :---: | :--- |
| OC00001FOh | REFCNT | DRAM refresh count |
| OC00001EOh | DPYADR | Display address |
| OC00001DOh | VCOUNT | Vertical count |
| OC00001COh | HCOUNT | Horizontal count |
| OC00001 B0h | DPYTAP | Display tap point |
| OC00001AOh <br> OC0000170h | Reserved |  |
| OC0000160h | PMASK | Plane mask |
| OC0000150h | PSIZE | Pixel size |
| OC0000140h | CONVDP | Conversion (destination pitch) |
| OC0000130h | CONVSP | Conversion (source pitch) |
| OC0000120h | INTPEND | Interrupt pending |
| OC0000110h | INTENB | Interrupt enable |
| OC0000100h | HSTCTLH | Host control high (8 MSBs) |
| OC00000FOh | HSTCTLL | Host control low (8 LSBs) |
| OC00000DOh | HSTADRH | Host address high (16 MSBs) |
| OC00000EOh | HSTADRL | Host address low (16 LSBs) |
| OC00000COh | HSTDATA | Host data |
| OC00000BOh | CONTROL | l/O control |
| OC00000AOh | DPYINT | Display interrupt |
| OC0000090h | DPYSTRT | Display start |
| OC0000080h | DPYCTL | Display control |
| OC0000070h | VTOTAL | Vertical total |
| OC0000060h | VSBLNK | Vertical start blank |
| OC0000050h | VEBLNK | Vertical end blank |
| OC000004Oh | VESYNC | Vertical end sync |
| OC0000030h | HTOTAL | Horizontal total |
| OC0000020h | HSBLNK | Horizontal start blank |
| OC0000010h | HEBLNK | Horizontal end blank |
| OC0000000h | HESYNC | Horizontal end sync |

Vector Address Map

| Trap\# | Address | Desc | Trap \# | Address | Desc |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | OFFFFFFEOh | RESET | 16 | OFFFFFDEOh |  |
| 1 | OFFFFFFFCOh | INT1 | 17 | OFFFFFEDCOh |  |
| 2 | OFFFFFFFAOh | INT2 | 18 | OFFFFFFDAOh |  |
| 3 | OFFFFFFF80h |  | 19 | OFFFFFD80h |  |
| 4 | OFFFFFFF60h |  | 20 | OFFFFFD60h |  |
| 5 | OFFFFFFF40h |  | 21 | OFFFFFD 40 h |  |
| 6 | OFFFFFFF20h |  | 22 | OFFFFFD20h |  |
| 7 | OFFFFFFFOOh |  | 23 | OFFFFFD00h |  |
| 8 | OFFFFFEEOh | NMI | 24 | OFFFFFFCEOh |  |
| 9 | OFFFFFECOh | HI | 25 | OFFFFFFCCOh |  |
| 10 | OFFFFFEAOh | DI | 26 | OFFFFFFCAOh |  |
| 11 | OFFFFFFE80h | WV | 27 | OFFFFFFC80h |  |
| 12 | OFFFFFE60h OFFFFFE40h |  | $\begin{aligned} & 28 \\ & 29 \end{aligned}$ | OFFFFFC660h OFFFFFC40h |  |
| 14 | OFFFFFE20h |  | 30 | OFFFFFC20h | ILLOP |
| 15 | OFFFFFEOOh |  | 31 | OFFFFFCOOh |  |

Condition Codes for JRcc and JAcc Instructions

| Unconditional Compares |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Mnemonic Code |  | Result of Compare | Status Bits | Code |
| UC | - | Unconditional | don't care | 0000 |
| Unsigned Compares |  |  |  |  |
| MnemonicCode |  | Result of Compare | Status Bits | Code |
| LO <br> (C) | - | Dst lower than Src | C | 0001 |
| LS | YLE | Dst lower than or same as Src | C +Z | 0010 |
| HI | YGT | Dst higher than src | $\overline{\mathbf{C}} \cdot \overline{\mathbf{Z}}$ | 0011 |
| $\begin{array}{\|c} \hline \text { HS } \\ \text { (NC) } \\ \hline \end{array}$ | - | Dst higher than or same as Src | $\overline{\mathrm{C}}$ | 1001 |
| $\begin{aligned} & \mathrm{EQ} \\ & \text { (Z) } \end{aligned}$ | - | Dst $=$ Src | z | 1010 |
| $\begin{array}{\|c} \hline \text { NE } \\ \text { (NZ) } \\ \hline \end{array}$ | $\overline{-}$ | Dst $\neq$ Src | $\bar{Z}$ | 1011 |
| Signed Compares |  |  |  |  |
| Mnemonic Code |  | Result of Compare | Status Bits | Code |
| LT | XLE | Dst < Src | $\begin{gathered} (\mathrm{N} \cdot \bar{\nabla})+ \\ (\bar{N} \cdot \mathrm{~V}) \end{gathered}$ | 0100 |
| LE | - | Dst $\leq$ Src | $\begin{aligned} & (N \cdot \bar{N})+ \\ & (\bar{N} \cdot V)+Z \end{aligned}$ | 0110 |
| GT | - | Dst $>$ Src | $\left(\begin{array}{c} \left(N \cdot V_{0} \cdot \bar{Z}\right) \\ (\bar{N} \cdot \bar{Z}) \end{array}\right.$ | 0111 |
| GE | XGT | Dst $\geq$ Src | $\begin{gathered} (N \cdot V)+ \\ (\bar{N} \cdot \bar{V})^{+} \end{gathered}$ | 0101 |
| $\begin{aligned} & \mathrm{EQ} \\ & (\mathrm{Z}) \end{aligned}$ | - | Dst $=$ Src | Z | 1010 |
| $\begin{gathered} \text { NE } \\ \text { (NZ) } \\ \hline \end{gathered}$ | - | Dst $\neq$ Src | $\overline{\mathbf{z}}$ | 1011 |

Compare to Zero

| Mnemonic <br> Code | Result of Compare | Status Bits | Code |  |
| :---: | :---: | :--- | :---: | :---: |
| $Z$ | YZ | Result = zero | $Z$ | 0101 |
| NZ | YNZ | Result is nonzero | $\bar{Z}$ | 1011 |
| P | - | Result is positive | $\overline{\mathbf{N}} \cdot \overline{\mathbf{Z}}$ | 0001 |
| N | XZ | Result is negative | N | 1110 |
| NN | XNZ | Result is nonnegative | $\overline{\mathbf{N}}$ | 1111 |

General Arithmetic

| Mnemonic <br> Code |  | Result of Compare | Status Bits | Code |
| :---: | :---: | :--- | :---: | :---: |
| Z | YZ | Result is zero | Z | 1010 |
| NZ | YNZ | Result is nonzero | $\bar{Z}$ | 1011 |
| C | YN | Carry set on result | C | 1000 |
| NC | YNC | No carry on result | $\overline{\mathrm{C}}$ | 1001 |
| B <br> (C) | - | Borrow set on result | C | 1000 |
| NB <br> (NC) | - | No borrow on result | $\overline{\mathrm{C}}$ | 1001 |
| $\mathrm{~V}^{\dagger}$ | XN | Overflow on result | V | 1100 |
| NV $\dagger$ | XNN | No overflow on result | $\overline{\mathrm{V}}$ | 1101 |

Note: A mnemonic code in parentheses is an alternate code for the preceding code.
$\dagger$ Also used for window clipping

+ Logical OR
- Logical AND


## Environment Variables

The environment variable for the assembler is A-DIR. The environment variable for the linker is C-DIR.

|  | Set | Reset |
| :---: | :---: | :---: |
| DOS | set A_DIR=path $1 ; \ldots$ path $_{n}$ set C-DIR=path1; .. ; ; pathn | set A_DIR= set C-DIR= |
| VMS | assign A_DIR "path 1; ... ;pathn" assign C_DIR "path 1; ... ;pathn" | deassign A.DIR deassign C-DIR |
| UNIX | setenv A_DIR "path1; ... ;pathn" setenv C.DIR "path1; ... ;pathn" | setenv A_DIR setenv C-DIR |

## TMS34010 Instruction Set

| Syntax | Operation |
| :---: | :---: |
| ABS Rd | $\mid \mathrm{Rd}$ \| $\rightarrow \mathrm{Rd}$ |
| ADD Rs, Rd | $\mathrm{Rs}+\mathrm{Rd} \rightarrow \mathrm{Rd}$ |
| ADDC Rs, Rd | $\mathrm{Rs}+\mathrm{Rd}+\mathrm{C} \rightarrow \mathrm{Rd}$ |
| ADDI /W, Rd, [W] | 16 -bit immediate value $+\mathrm{Rd} \rightarrow \mathrm{Rd}$ |
| ADDI IL, Rd, [L] | 32-bit immediate value $+\mathrm{Rd} \rightarrow \mathrm{Rd}$ |
| ADDK K, Rd | $\mathrm{K}+\mathrm{Rd} \rightarrow \mathrm{Rd}$ |
| ADDXY Rs, $R d$ | $\begin{aligned} & \operatorname{Rs} \mathbf{X}+\operatorname{RdX} \rightarrow \operatorname{RdX} \\ & \operatorname{Rs} Y+\operatorname{Rd} Y \rightarrow R d Y \\ & \hline \end{aligned}$ |
| AND Rs, Rd | Rs AND Rd $\rightarrow$ Rd |
| ANDI $/ L, R d$ | IL AND Rd $\rightarrow$ Rd |
| ANDN Rs, Rd | (NOT Rs) AND Rd $\rightarrow$ Rd |
| ANDNI IL, Rd | (NOT IL) AND Rd $\rightarrow$ Rd |
| BTST $K$, Rd | Set status on value of: bit K in Rd |
| BTST Rs, Rd | Set status on: value of a bit in Rd (Rs specifies a bit number) |
| CALL Rs | $\begin{aligned} & \mathrm{PC}^{\prime} \rightarrow \mathrm{TOS} \\ & \mathrm{Rs} \rightarrow \mathrm{PC} \\ & \mathrm{SP}-32 \rightarrow \mathrm{SP} \end{aligned}$ |
| CALLA Address | $\begin{aligned} & \mathrm{PC}^{\prime} \rightarrow \mathrm{TOS} \\ & \text { Address } \rightarrow \mathrm{PC} \end{aligned}$ |
| CALLR Address | $\begin{array}{\|l\|} \hline \mathrm{PC}^{\prime} \rightarrow \text { TOS } \\ \mathrm{PC}^{\prime}+(\text { displacement } \times 16) \rightarrow \mathrm{PC} \end{array}$ |
| CLR Rd | Rd XOR Rd $\rightarrow$ Rd |
| CLRC | $0 \rightarrow$ C |
| CMP Rs, Rd | Set status bits on result of: $\mathrm{Rd}-\mathrm{Rs}$ |
| CMPI /W, Rd, [W] | Set status bits on the result of: Rd - 16 -bit immediate value |
| CMPI IL, Rd, [L] | Set status bits on the result of: Rd - 32-bit immediate value |
| CMPXY Rs, Rd | Set status bits on the results of: <br> $\operatorname{RdX}$ - RsX <br> RdY - Rs $\mathbf{Y}$ |
| CPW Rs, Rd | point code $\rightarrow$ Rd |
| CVXYL Rs, Rd | XY address in Rs $\rightarrow$ linear address in Rd |
| DEC Rd | Rd - $1 \rightarrow \mathrm{Rd}$ |
| DINT | $0 \rightarrow$ IE |
| DIVS Rs, Rd | $\begin{aligned} & \text { Rd even: } \begin{array}{l} \text { Rd: } \mathrm{Rd}+1 / \mathrm{Rs} \rightarrow \mathrm{Rd} \\ \text { Remainder } \rightarrow \mathrm{Rd}+1 \\ \text { Rd odd: } \mathrm{Rd} / \mathrm{Rs} \rightarrow \mathrm{Rd} \\ \hline \end{array} \\ & \hline \end{aligned}$ |
| DIVU Rs, Rd | Rd even: Rd:Rd+1/Rs $\rightarrow$ Rd Remainder $\rightarrow$ Rd +1 <br> Rd odd: Rd/Rs $\rightarrow$ Rd |

TMS34010 Instruction Set

| Syntax | Operation |
| :---: | :---: |
| DRAV Rs, Rd | $\begin{aligned} & \text { COLOR1 pixel value } \rightarrow \star \operatorname{Rd} \\ & \operatorname{RsX} \mathbf{X d X} \rightarrow R d \mathbf{R d} \\ & \operatorname{RsY}+\operatorname{Rd} \mathbf{Y} \rightarrow \operatorname{RdY} \end{aligned}$ |
| DSJ Rd, Address DSJS Rd, Address | ```Rd - 1 }->\mathrm{ Rd If Rd }\not= (disp. }\times16)+P\mp@subsup{P}{}{\prime}->P If Rd = 0 go to next instruction``` |
| DSJEQ Rd, Addres | If $Z=1$ <br> $R d-1 \rightarrow R d$ <br> If $\mathrm{Rd} \neq 0$ $($ disp. $\times 16)+P C^{\prime} \rightarrow P C$ <br> If $\mathrm{Rd}=0$ go to next instruction If $Z=0$ <br> go to next instruction |
| DSJNE Rd, Addres | If $Z=0$ <br> $R d-1 \rightarrow R d$ <br> If $\mathrm{Rd} \neq 0$ $($ disp. $\times 16)+P C^{\prime} \rightarrow P C$ <br> If $\mathrm{Rd}=0$ If $Z=1$ go to next instruction <br> go to next instruction |
| EINT | $1 \rightarrow I E$ |
| EMU | ST $\rightarrow$ Rd Conditionally enter emulator mode |
| EXGF Rd [, F] | Rd $\rightarrow$ FS0, FE0 or Rd $\rightarrow$ FS1, FE1 FS0, FEO $\rightarrow$ Rd or FS1, FE1 $\rightarrow$ Rd |
| EXGPC $R \boldsymbol{d}$ | $\begin{aligned} & \mathrm{Rd} \rightarrow \mathrm{PC} \\ & \mathrm{PC}^{\prime} \rightarrow \mathrm{Rd} \\ & \hline \end{aligned}$ |
| FILL L | COLOR1 pixel values $\rightarrow$ pixel array (linear source address) |
| FILL XY | COLOR1 pixel values $\rightarrow$ pixel array (XY source address) |
| GETPC Rd | $\mathrm{PC}^{\prime} \rightarrow \mathrm{Rd}$ |
| GETST Rd | ST $\rightarrow$ Rd |
| INC Rd | $\mathrm{PC}+1 \rightarrow \mathrm{Rd}$ |
| JAcc Address | If $c c=$ true <br> Address $\rightarrow$ PC <br> If $c c=$ false go to next instruction |
| JRcc Address | If $c \boldsymbol{c}=$ true <br> disp. $+\mathrm{PC}^{\prime} \rightarrow \mathrm{PC}$ <br> If $c c=$ false <br> go to next instruction |
| JUMP Rs | Rs $\rightarrow$ PC |
| LINE [0, 1] | Perform the inner loop of Bresenham's line-drawing algorithm. |
| LMO Rs, Rd | 31 - bit number of leftmost 1 in Rs $\rightarrow$ Rd |
| MMFM Rs [, reg. | ist] <br> If Register $n$ is in the register list <br> *Rs $+\rightarrow$ Rn (repeat for $n=0$ to 15) |
| MMTM Rd [, reg. | ist] <br> If Register $n$ is in the register list <br> $\mathrm{R} n \rightarrow-\star \mathrm{Rd}$ (repeat for $n=0$ to 15 ) |
| MODS $R s, R d$ | Rd mod Rs $\rightarrow$ Rd |
| MODU Rs, $R d$ | Rd mod Rs $\rightarrow$ Rd |
| MOVB | See MOVB summary |
| MOVE | See MOVE summary |
| MOVI /W, Rd, [W] | 16 -bit immediate operand $\rightarrow$ Rd |
| MOVI IL, Rd, [L] | 32-bit immediate operand $\rightarrow$ Rd |

## TMS34010 Instruction Set

| Syntax | Operation |
| :---: | :---: |
| MOVK K, Rd | $\mathrm{K} \rightarrow \mathrm{Rd}$ |
| MOVX Rs, Rd | Rs $X \rightarrow \mathrm{RdX}$ |
| MOVY Rs, Rd | Rs $\mathbf{Y} \rightarrow \mathrm{Rd} \mathbf{Y}$ |
| MPYS $R s, R d$ | Rd even: Rs $\times$ Rd $\rightarrow$ Rd:Rd +1 <br> Rd odd: Rs $\times$ Rd $\rightarrow$ Rd |
| MPYU Rs, Rd | Rd even: Rs $\times$ Rd $\rightarrow$ Rd: Rd +1 <br> Rd odd: Rs $\times$ Rd $\rightarrow$ Rd |
| NEG $R d$ | $-\mathrm{Rd} \rightarrow \mathrm{Rd}$ |
| NEGB Rd | -Rd - C $\rightarrow$ Rd |
| NOP | No operation |
| NOT Rd | NOT Rd $\rightarrow$ Rd |
| OR Rs, Rd | Rs OR Rd $\rightarrow$ Rd |
| ORI IL, Rd | IL OR Rd $\rightarrow$ Rd |
| PIXBLT | See PIXBLT summary |
| PIXT | See PIXT summary |
| POPST | * SP $+\rightarrow$ ST |
| PUSHST | ST $\rightarrow-\star$ SP |
| PUTST Rs | Rs $\rightarrow$ ST |
| RETI | $\begin{aligned} & \star \mathrm{SP}+\rightarrow \mathrm{ST} \\ & * \mathrm{SP}+\rightarrow \mathrm{PC} \\ & \hline \end{aligned}$ |
| RETS [N] | $\begin{aligned} & * S P \rightarrow P C(N \text { defaults to } 0) \\ & S P+32+16 N \rightarrow S P \end{aligned}$ |
| REV Rd | revision number $\rightarrow$ Rd |
| RL K, Rd | Rd rotated left by $\mathrm{K} \rightarrow \mathrm{Rd}$ |
| RL Rs, Rd | Rd rotated left by Rs $\rightarrow$ Rd |
| SETC | $1 \rightarrow \mathrm{C}$ |
| SETF FS, FE [, F] | $(\mathrm{FS}, \mathrm{FE}) \rightarrow$ ST |
| SEXT Rd [, F] | field in Rd $\rightarrow$ sign-extended field in Rd |
| SLA K, Rd | left-shift Rd by K $\rightarrow$ Rd |
| SLA Rs, Rd | left-shift Rd by Rs $\rightarrow$ Rd |
| SLL K, Rd | left-shift Rd by $\mathrm{K} \rightarrow \mathrm{Rd}$ |
| SLL Rs, Rd | left-shift Rd by Rs $\rightarrow$ Rd |
| SRA $K, R d$ | right-shift Rd by $\mathrm{K} \rightarrow \mathrm{Rd}$ |
| SRA Rs, Rd | right-shift Rd by Rs $\rightarrow$ Rd |
| SRL $K, R d$ | right-shift Rd by $\mathrm{K} \rightarrow \mathrm{Rd}$ |
| SRL Rs, Rd | right-shift Rd by Rs $\rightarrow$ Rd |
| SUB Rs, Rd | Rd - Rs $\rightarrow$ Rd |
| SUBB Rs, Rd | Rd - Rs - C $\rightarrow$ Rd |
| SUBI IW, Rd, [W] | $R d-16$-bit immediate value $\rightarrow$ Rd |
| SUBI IL, Rd, [L] | Rd - 32-bit immediate value $\rightarrow \mathrm{Rd}$ |
| SUBK K, Rd | Rd - K $\rightarrow$ Rd |
| SUBXY Rs, Rd | $R d X-R s X \rightarrow R d X$ <br> RdY - Rs $\mathbf{Y} \rightarrow$ RdY |
| TRAP N | $\begin{aligned} & \mathrm{PC} \rightarrow-\star \mathrm{SP} \\ & \mathrm{ST} \rightarrow-\star \mathrm{SP} \\ & \text { trap vector } N \rightarrow \mathrm{PC} \\ & \hline \end{aligned}$ |
| XOR Rs, Rd | Rs XOR Rd $\rightarrow$ Rd |
| XORI IL, Rd | IL XOR Rd $\rightarrow$ Rd |
| ZEXT Rd [, F] | field in Rd $\rightarrow$ zero-extended field in Rd |

## Key:



## MOVE Instructions Summary

|  | Destination |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Source | $R d$ | * Rd | *Rd+ | - *Rd | *Rd(offset) | @DAddress |
| Rs | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| *Rs | $\checkmark$ | $\checkmark$ |  |  |  |  |
| *Rs + | $\sqrt{ }$ |  | $\checkmark$ |  |  |  |
| -*Rs | $\sqrt{ }$ |  |  | $\sqrt{ }$ |  |  |
| *Rs(offset) | $\sqrt{ }$ |  | $\checkmark$ |  | $\checkmark$ |  |
| @SAddress | $\sqrt{ }$ |  | $\sqrt{ }$ |  |  | $\sqrt{ }$ |

A check mark $(\sqrt{ })$ in a box indicates a valid combination of source and destination operands. For example,

## MOVE Rs, *Rd(offset)

is a valid form of the MOVE instruction.

## MOVB Instructions Summary

|  | Destination |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Source | Rd | * Rd | *Rd(offset) | @DAddress |
| Rs |  | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| * Rs | $\sqrt{ }$ | $\checkmark$ |  |  |
| *Rs(offset) | $\sqrt{ }$ |  | $\sqrt{ }$ |  |
| @SAddress | $\sqrt{ }$ |  |  | $\sqrt{ }$ |

A check mark $(\sqrt{ })$ in a box indicates a valid combination of source and destination operands. For example,

## MOVB Rs, *Rd(offset)

is a valid form of the MOVB instruction.

## PIXT Instructions Summary

|  | Destination Pixel |  |  |
| :---: | :---: | :---: | :---: |
| Source Pixel | $R d$ | * Rd | * Rd. $X$ Y |
| Rs |  | $\checkmark$ | $\checkmark$ |
| *Rs | $\checkmark$ | $\sqrt{ }$ |  |
| *Rs.XY | $\checkmark$ |  | $\sqrt{ }$ |

A check mark $(\sqrt{ })$ in a box indicates a valid combination of source and destination operands. For example,

PIXT *Rs, $R d$
is a valid form of the PIXT instruction.

## PIXBLT Instructions Summary

|  | Destination Array |  |  |
| :---: | :---: | :---: | :---: |
| Source <br> Array | L | XY |  |
| B |  | $\checkmark$ |  |
| L | $\sqrt{ }$ | $\sqrt{ }$ |  |
| XY | $\sqrt{2}$ | $\checkmark$ |  |

[^0]A check mark $(\sqrt{ })$ in a box indicates a valid combination of source and destination array types. For example,

PIXBLT B, XY
is a valid form of the PIXBLT instruction.


[^0]:    B - Binary array address
    L - Linear array address
    XY - XY array address

