Data Sheet

Sil-DS-0107-C Revision C June 28, 2006



Sil3512 PCI to Serial ATA Controller Data Sheet

Document # Sil-DS-0107-C

June 2006

-Silicon Image, Inc.

Copyright Notice

Copyright © 2006 Silicon Image, Inc. All rights reserved. These materials contain proprietary and confidential information (including trade secrets, copyright and other interests) of Silicon Image, Inc. You may not use these materials except only for your bona fide non-commercial evaluation of your potential purchase of products and/services from Silicon Image or its affiliates, and/or only in connection with your purchase of products and/or services from Silicon Image or its affiliates, and conditions herein. You have no right to copy, modify, transfer, sublicense, publicly display, create derivative works of or distribute these materials, or otherwise make these materials available, in whole or in part, to any third party.

Trademark Acknowledgment

Silicon Image[™], VastLane[™], SteelVine[™], PinnaClear[™], Simplay[™], Simplay HD[™], Satalink[™], and TMDS[™] are trademarks or registered trademarks of Silicon Image, Inc. in the United States and other countries. HDMI[™], the HDMI logo and High-Definition Multimedia Interface[™] are trademarks or registered trademarks of, and are used under license from, HDMI Licensing, LLC.

Further Information

To request other materials, documentation, and information, contact your local Silicon Image, Inc. sales office or visit the Silicon Image, Inc. web site at <u>www.siliconimage.com</u>.

Revision History

| Revision | Date | Comment |
|----------|----------|---|
| А | 01/26/04 | Derived from Preliminary datasheet Rev 0.98 |
| В | 06/20/06 | Removed Sil3512CT128 (128 pin TQFP standard package without an exposed pad) |
| | | Corrected inconsistent sentences (minor fixes including mistyping) |
| С | 06/28/06 | Updated Template, removed confidential markings |

^{© 2006} Silicon Image, Inc.

Table of Contents

| 1 | Ove | erview | 6 |
|---|-------------|--|----|
| | 1.1 | Key Benefits | 6 |
| | 1.2 | Features | 6 |
| | 1.2.1 | Overall Features | .6 |
| | 1.2.2 | PCI Features | .6 |
| | 1.2.3 | Serial ATA Features | .6 |
| | 1.2.4 | Other Features | .7 |
| | 1.3 | Applications | 1 |
| | 1.4 | References | 1 |
| | 1.5 | Functional Description | 7 |
| | 1.6 | Functional Block Diagram | 7 |
| | 1.7 | PCI Interface | 8 |
| | 1.8 | PCI Initialization | 8 |
| | 1.9 | PCI Bus Operations | 8 |
| | 1.10 | PCI Configuration Space | 9 |
| | 1.11 | Deviations from the Specification | 9 |
| 2 | Flee | ctrical Characteristics | 0 |
| - | 21 | Device Electrical Characteristics | 10 |
| | 2.1 | SATA Interface Timing Specifications | 11 |
| | 2.2 | SATA Interface Transmitter Output litter Characteristics | 12 |
| | 2.3 | CLKI SerDes Deference Cleck Input Dequirements | 12 |
| | 2.4 | CLKI Serbes Reference Clock input Requirements | 12 |
| | 2.5 | PCI 33 MHZ Timing Specifications | 13 |
| | 2.6 | PCI 66 MHZ TIMING Specifications | 3 |
| | 2.7 | Flash Memory Timing Specifications | 4 |
| 3 | Pin | Definition1 | 5 |
| | 3.1 | Sil3512 Pin Listing1 | 5 |
| | 3.2 | Sil3512 Pin Diagram | 9 |
| | 3.3 | Sil3512 Pin Descriptions | 20 |
| | 3.3.1 | PCI 66MHz 32-bit | 20 |
| | 3.3.2 | 2 Miscellaneous I/O | 22 |
| | 3.3.3 | Serial ATA Signals | 23 |
| 4 | Pac | kage Drawing2 | 25 |
| 5 | Enh | panced Packaging (only for Sil3512ECTU128) | 20 |
| 5 | E 4 | DCD Design Deguiremente | .0 |
| | 5 .1 | PCB Design Requirements | 20 |
| 6 | Blo | ck Diagram2 | :9 |
| 7 | Aut | o-Initialization | 0 |
| | 7.1 | Auto-Initialization from FLASH | 30 |
| | 7.2 | Auto-Initialization from EEPROM | 31 |
| ~ | • • | | |
| 8 | AIA | a Command Supported | 13 |
| | 8.1 | Data Modes | 33 |
| | 8.2 | ATA Commands | 33 |

Table of Tables

| Table 2-1 Absolute Maximum Ratings | 10 |
|--|----------|
| Table 2-2 DC Specifications | 10 |
| Table 2-3 SATA Interface DC Specifications | 11 |
| Table 2-4 SATA Interface Timing Specifications | 11 |
| Table 2-6 SATA Interface Transmitter Output Jitter Characteristics – Sil3512ECTU128 (EPAD is soldered to a landing area the PCB) | on 12 |
| Table 2-7 CLKI SerDes Reference Clock Input Requirements | 12 |
| Table 2-8 PCI 33 MHz Timing Specifications | 13 |
| Table 3-1 Sil3512 Pin Listing | 18 |
| Table 3-3 Pin Types | 18 |
| Table 7-1 Auto-Initialization from Flash Timing | 30 |
| Table 7-2 Flash Data Description | 31 |
| Table 7-3 Auto-Initialization from EEPROM Timing | 32 |
| Table 7-4 Auto-Initialization from EEPROM Timing Symbols | 32 |
| Table 7-5 EEPROM Data Description | 32 |
| Table 8-1 Supported ATA Commands | 33 |

^{© 2006} Silicon Image, Inc.

Table of Figures

| Figure 1-1 : Sil3512 Block Diagram | 7 |
|---|----|
| Figure 1-2: Address Lines During Configuration Cycle | 9 |
| Figure 2-1 Flash Memory Timing | 14 |
| Figure 3-1. Sil3512 Pin Diagram | 19 |
| Figure 4-1: Package Drawing – 128 TQFP | 25 |
| Figure 5-1: Top View of Enhanced 128-pin TQFP Package | 26 |
| Figure 5-2: Top View of TQFP Landing area Design on PCB | 27 |
| Figure 5-3: Ground Pad Via Grid | 27 |
| Figure 5-4: Top View of Recommended Stencil Design | 28 |
| Figure 6-1: Sil3512 Block Diagram | 29 |
| Figure 7-1 Auto-Initialization from Flash Timing | 30 |
| Figure 7-2 Auto-Initialization from EEPROM Timing | 31 |

^{© 2006} Silicon Image, Inc.

1 Overview

The Silicon Image Sil3512 is a single-chip solution for a PCI to Serial ATA controller. It accepts host commands through the PCI bus, processes them and transfers data between the host and Serial ATA devices. It can be used to control two independent Serial ATA channels. Each channel has its own Serial ATA bus and will support one Serial ATA device. The Sil3512 supports a 32-bit 66 MHz PCI bus and the Serial ATA Generation 1 transfer rate of 1.5 Gb/s (150 MB/s).

1.1 Key Benefits

The Silicon Image Sil3512 PCI to Serial ATA Controller is the perfect single-chip solution for designs that need to accommodate storage peripherals with the new Serial ATA interface. Any system with a PCI bus interface can simply add the Serial ATA interface by adding a card with the Sil3512 and loading the driver into the system.

The Sil3512 comes complete with drivers for Windows 98, Windows Millennium, Windows NT 4.0, Windows 2000, XP, Windows 2003, Netware 5.1, 6.0, 6.5, Red Hat Linux 8.0, 9.0, SuSE Linux 8.1, 8.2 and United Linux 1.0.

1.2 Features

1.2.1 Overall Features

- Standalone PCI to Serial ATA host controller chip
- Compliant with PCI Specification, revision 2.3.
- Compliant with Programming Interface for Bus Master IDE Controller, revision 1.0.
- Driver support for Windows 98, Windows Millennium, Windows NT 4.0, Windows 2000, XP, Windows 2003, Netware 5.1, 6.0, 6.5, Red Hat Linux 8.0, 9.0, SuSE Linux 8.1, 8.2 and United Linux 1.0
- Supports up to 4Mbit external FLASH or EPROM for BIOS expansion.
- Supports an external EEPROM, FLASH or EPROM for programmable device ID, subsystem vendor ID, subsystem product ID and PCI sub-class code.
- Supports the Silicon Image specific driver for special chip functions.
- Fabricated in a 0.18μ CMOS process with a 1.8 volt core and 3.3 volt (5V tolerant) I/Os.
- Supports Plug and Play.
- Supports ATAPI device
- Supports Activity LEDs, one for each channel with 12mA open drain driving capability.
- Sil3512ECTU128 is available in a 128-pin TQFP package with e-pad. EPAD must be soldered to PCB GND.

1.2.2 PCI Features

- Supports 66 MHz PCI with 32-bit data.
- Supports PCI PERR and SERR reporting.
- Supports PCI bus master operations: Memory Read, Memory Read Multiple, and Memory Write.
- Supports PCI bus target operations: Configuration Read, Configuration Write, I/O Read, I/O Write, Memory Read, Memory Write, Memory Read Line (Memory Read) and Memory Read Multiple (Memory Read)
- Supports byte alignment for odd-byte PCI address access.
- Supports jumper configurable PCI class code.
- Supports programmable and EEPROM, FLASH and EPROM loadable PCI class code.
- Supports Base Address Register 5 in memory space.

1.2.3 Serial ATA Features

- Integrated Serial ATA Link and PHY logic
- Compliant with Serial ATA 1.0 specifications
- Supports two independent Serial ATA channels.
- Supports Serial ATA Generation 1 transfer rate of 1.5Gb/s.
- Supports Spread Spectrum in receiver
- Single PLL architecture, 1 PLL for both ports
- Programmable drive strengths for Backplane applications

^{© 2006} Silicon Image, Inc.

1.2.4 Other Features

- Features independent 256-byte FIFOs (32-bit x 64 deep) per Serial ATA channel for host reads and writes.
- Features Serial ATA to PCI interrupt masking.
- Features Watch Dog Timer for fault resiliency.

1.3 Applications

- PC motherboards
- Serial ATA drive add on cards
- Serial ATA RAID controllers

1.4 References

For more details about the Serial ATA technology, the reader is referred to the following industry specifications:

- Serial ATA / High Speed Serialized AT Attachment specification, Revision 1.0
- PCI Local Bus Specification Revision 2.3
- Advanced Power Management Specification Revision 1.0
- PCI IDE Controller Specification Revision 1.0
- Programming Interface for Bus Master IDE Controller, Revision 1.0

1.5 Functional Description

Sil3512 is a PCI-to-Serial ATA controller chip that transfers data between the PCI bus and storage media (e.g. hard disk drive, etc). The Sil3512 consists of the following functional blocks:

- PCI Interface. Provides the interface to any system that has a PCI bus. Instructions and system clocks are based on this interface.
- Serial ATA Interface. Two separate channels (Primary and Secondary) to access storage media such as hard disk drive, floppy disk drive, CD-ROM.



1.6 Functional Block Diagram



1.7 PCI Interface

The Sil3512 PCI interface is compliant with the PCI Local Bus Specification (Revision 2.3). The Sil3512 can act as a PCI master and a PCI slave, and contains the Sil3512 PCI configuration space and internal registers. When the Sil3512 needs to access shared memory, it becomes the bus master of the PCI bus and completes the memory cycle without external intervention. In the mode when it acts as a bridge between the PCI bus and the Serial ATA bus it will behave as a PCI slave.

1.8 PCI Initialization

Generally, when a system initializes a module containing a PCI device, the configuration manager reads the configuration space of each PCI device on the PCI bus. Hardware signals select a specific PCI device based on a bus number, a slot number, and a function number. If a device that is addressed (via signal lines) responds to the configuration cycle by claiming the bus, then that function's configuration space is read out from the device during the cycle. Since any PCI device can be a multifunction device, every supported function's configuration space needs to be read from the device. Based on the information read, the configuration manager will assign system resources to each supported function within the device. Sometimes new information needs to be written into the function's configuration space. This is accomplished with a configuration write cycle.

1.9 PCI Bus Operations

Sil3512 behaves either as a PCI master or a PCI slave device at any time and switches between these modes as required during device operation.

As a PCI slave, the SiI3512 responds to the following PCI bus operations:

- I/O Read
- I/O Write
- Configuration Read
- Configuration Write
- Memory Read
- Memory Write

All other PCI cycles are ignored by the Sil3512.

As a PCI master, the Sil3512 generates the following PCI bus operations:

- Memory Read Multiple
- Memory Read
- Memory Write

^{© 2006} Silicon Image, Inc.

1.10 PCI Configuration Space

This section describes how the Sil3512 implements the required PCI configuration register space. The intent of PCI configuration space definition is to provide an appropriate set of configuration registers that satisfy the needs of current and anticipated system configuration mechanisms, without specifying those mechanisms or otherwise placing constraints on their use. These registers allow for:

- Full device relocation (including interrupt binding)
- · Installation, configurations, and booting without user interventions
- · System address map construction by device-independent software



Figure 1-2: Address Lines During Configuration Cycle

Sil3512 only responds to Type 0 configuration cycles. Type 1 cycles, which pass a configuration request on to another PCI bus, are ignored.

The address phase during a Sil3512 configuration cycle indicates the function number and register number being addressed which can be decoded by observing the status of the address lines AD[31:0].

The value of the signal lines AD[7:2] during the address phase of configuration cycles selects the register of the configuration space to access. Valid values are between 0 and 15, inclusive. Accessing registers outside this range results in an all-0s value being returned on reads, and no action being taken on writes.

The Class Code register contains the Class Code, Sub-Class Code, and Register-Level Programming Interface registers.

All writable bits in the configuration space are reset to 0 by the hardware reset, PCI RESET (RST#) asserted. After reset, Sil3512 is disabled and will only respond to PCI configuration write and PCI configuration read cycles.

1.11 Deviations from the Specification

The Sil3512 product has been developed and tested to the specification listed in this document. As a result of testing and customer feedback, we may become aware of deviations to the specification that could affect the component's operation. To ensure awareness of these deviations by anyone considering the use of the Sil3512, we have included an Errata section at the end of this specification. Please ensure that the Errata section is carefully reviewed. It is also important that you have the most current version of this specification. If there are any questions, please contact Silicon Image, Inc.

2 Electrical Characteristics

2.1 Device Electrical Characteristics

Specifications are for Commercial Temperature range, 0°C to +70°C, unless otherwise specified.

| Symbol | Parameter | Ratings | Unit |
|------------------------|--|-----------------|------|
| VDDO, VDDX | I/O and Oscillator Supply Voltage | 4.0 | V |
| VDDI,VDDA,VDDP | Digital, Analog and PLL Supply Power | 2.15 | V |
| V _{PCI_IN} | Input Voltage for PCI signals | -0.3 ~ 6.0 | V |
| V _{NONPCI_IN} | Input Voltage for Non-PCI signals | -0.3 ~ VDDO+0.3 | V |
| $V_{CLK_{IN}}$ | Input Voltage for CLKI | -0.3 ~ VDDX+0.3 | V |
| Ι _{ουτ} | DC Output Current | 16 | mA |
| θ_{JA} | Thermal Resistance (Junction to Ambient) | 46.3 | °C/W |
| T _{STG} | Storage Temperature | -65 ~ 150 | °C |

Table 2-1 Absolute Maximum Ratings

| Symbol | Paramotor | Baramatar Condition Tuna | | | Uni | | |
|---------------------|--|---------------------------|----------|----------|------------------|------------------|----|
| Symbol | Parameter | Condition | туре | Min | Тур | Max | t |
| VDDI,VDDA, VDDP | Supply Voltage (Digital, Analog, PLL) | | | 1.71 | 1.8 | 1.89 | V |
| VDDO | Supply Voltage(I/O) | - | - | 3.0 | 3.3 | 3.6 | V |
| IDD _{1.8V} | 1.8V Supply Current | | | | 236 ¹ | 330 ² | mA |
| IDD _{3.3V} | 3.3V Supply Current | C _{LOAD} = 20pF | | | 12 ¹ | 30 ² | mA |
| VIII | Innut Ligh Voltage | - | 3.3V PCI | 0.5xVDDO | - | - | V |
| - 111 | input High voltage | - | Non-PCI | 2.0 | - | - | |
| V | | - | 3.3V PCI | - | - | 0.3xVDDO | V |
| 12 | Input Low Voltage | - | Non-PCI | - | - | 0.8 | |
| Vou | | I _{OUT} = -500uA | 3.3V PCI | 0.9xVDDO | - | - | V |
| - 611 | Output High Voltage | - | Non-PCI | 2.4 | - | - | |
| Vol | Output Low Voltage | I _{OUT} = 1500uA | 3.3V PCI | - | - | 0.1xVDDO | V |
| 102 | | - | Non-PCI | - | - | 0.4 | |
| V+ | Input High Voltage | - | Schmitt | - | 1.8 | 2.3 | V |
| V- | Input Low Voltage | - | Schmitt | 0.5 | 0.9 | - | V |
| V _H | Hysteresis Voltage | - | Schmitt | 0.4 | - | - | V |
| I _{IH} | Input High Current | V _{IN} = VDD | - | -10 | - | 10 | uA |
| I _{IL} | Input Low Current | $V_{IN} = VSS$ | - | -10 | - | 10 | uA |
| I _{ILOD} | Open Drain output sync current | | | | | 12 | mA |
| I _{oz} | 3-State Leakage Current | - | - | -10 | - | 10 | uA |

Notes:¹ Using the random data pattern (read/write operation) at 1.8V or 3.3V power supply, PCI interface = 33MHz ² Using the maximum toggling data pattern (read/write operation) at 1.89V or 3.6V power supply, PCI interface = 66MHz

Table 2-2 DC Specifications

| Symbol | Parameter | Condition | | Limits | | Unit |
|----------------------|---|--|-----|--------|-----|------|
| | | | Min | Тур | Max | |
| V _{DOUT_00} | TX+/TX- differential peak-to- peak voltage swing. | Terminated by 50 Ohms. Tx Swing Value = 00 | 400 | 500 | 600 | mV |
| V _{DOUT_01} | TX+/TX- differential peak-to- peak voltage swing. | Terminated by 50 Ohms. Tx Swing Value = 01 | 500 | 600 | 700 | mV |
| V _{DOUT_10} | TX+/TX- differential peak-to- peak voltage swing. | Terminated by 50 Ohms. Tx Swing Value = 10 | 550 | 700 | 800 | mV |
| V _{DOUT_11} | TX+/TX- differential peak-to- peak voltage swing. | Terminated by 50 Ohms. Tx Swing Value = 11 | 650 | 800 | 900 | mV |
| V _{DIN} | RX+/RX- differential peak-to- peak input sensitivity | | 325 | | | mV |
| V _{DIH} | RX+/RX- differential Input common-mode voltage | | 200 | 300 | 450 | mV |
| V _{DOH} | TX+/TX-differential Output common-mode voltage | | 200 | 300 | 450 | mV |
| V _{SDT} | Squelch detector threshold | | 100 | 50 | 200 | mV |
| Z _{DIN} | Differential input impedance | REXT = 1k 1% for 25MHz SerDes Ref Clk REXT = 4.99k 1% for 100MHz SerDes Ref Clk | 85 | 100 | 115 | ohms |
| Z _{DOUT} | Differential output impedance | REXT = 1k 1% for 25MHz SerDes Ref Clk REXT = 4.99k 1% for 100MHz SerDes Ref Clk | 85 | 100 | 115 | ohms |

2.2 SATA Interface Timing Specifications

| Symbol | Parameter | Condition | Limits | | Unit | |
|---------------------------|--------------------------------------|--|--------|-----|------|-----|
| | | | Min | Тур | Max | |
| T _{TX_RISE_FALL} | Rise and Fall time at transmitter | 20%-80% | 133 | | 274 | ps |
| T _{TX_SKEW} | Tx differential skew | | | | 20 | ps |
| T _{TX_DC_FREQ} | Tx DC clock frequency skew | | -350 | | +350 | ppm |
| T _{TX_AC_FREQ} | Tx AC clock frequency skew | SerDes Ref Clk = SSC AC modulation, subject to the "Downspread SSC" triangular modulation (30- 33KHz) profile per 6.6.4.5 in SATA 1.0 specification | -5000 | | +0 | ppm |

Table 2-4 SATA Interface Timing Specifications

^{© 2006} Silicon Image, Inc.

2.3 SATA Interface Transmitter Output Jitter Characteristics

| Symbol | Parameter | Condition | Limits | | Unit | |
|---------------------|----------------------------------|--|--------|-----|------|--------|
| | | | Min | Тур | Max | |
| RJ_{5UI} | 5UI later Random Jitter | Measured at Tx output pins 1sigma deviation | | 7.0 | | ps rms |
| RJ _{250UI} | 250UI later Random Jitter | Measured at Tx output pins 1sigma deviation | | 9.5 | | ps rms |
| DJ₅∪ı | 5UI later Deterministic Jitter | Measured at Tx output pins peak to peak phase variation Random data pattern | | 33 | | ps |
| DJ _{250UI} | 250UI later Deterministic Jitter | Measured at Tx output pins peak to peak phase variation Random data pattern | | 34 | | ps |

 Table 2-5 SATA Interface Transmitter Output Jitter Characteristics – Sil3512ECTU128 (EPAD is soldered to a landing area on the PCB)

2.4 CLKI SerDes Reference Clock Input Requirements

| Symbol | Parameter | Condition | Limits | | Unit | |
|-----------------------------|----------------------------|---|--------|-----------|--------|-----|
| | | | Min | Тур | Max | |
| T _{CLKI_FREQ} | Nominal Frequency | REXT = 1k 1% REXT = 4.99k 1% | | 25 100 | | MHz |
| T _{CLKI_J} | CLKI frequency tolerance | | -100 | | +100 | ppm |
| T _{CLKI_RISE_FALL} | Rise and Fall time at CLKI | 25MHz reference clock, 20%-80% 100MHz reference clock, 20%-80% | | | 4 2 | ns |
| T _{CLKI_RC_DUTY} | CLKI duty cycle | 20%-80% | 40 | | 60 | % |

Table 2-6 CLKI SerDes Reference Clock Input Requirements

2.5 PCI 33 MHz Timing Specifications

| Symbol | Parameter | Lin | nits | Unit |
|------------------------|--------------------------------------|------|------|------|
| | | Min | Max | |
| T_{VAL} | CLK to Signal Valid – Bussed Signals | 2.0 | 11.0 | ns |
| T _{VAL (PTP)} | CLK to Signal Valid – Point to Point | 2.0 | 11.0 | ns |
| T _{ON} | Float to Active Delay | 2.0 | - | ns |
| T _{OFF} | Active to Float Delay | - | 28.0 | ns |
| Τ _{SU} | Input Setup Time – Bussed Signals | 7.0 | - | ns |
| T _{SU (PTP)} | Input Setup Time – Point to Point | 10.0 | - | ns |
| Τ _Η | Input Hold Time | 0.0 | - | ns |

| Table 2-7 PCI 33 | 3 MHz Timin | g Specifications |
|------------------|------------------|------------------|
| | ✓ 101112 1 11111 | g opcomounomo |

2.6 PCI 66 MHz Timing Specifications

| Symbol | Parameter | Lin | nits | Unit |
|------------------------|--------------------------------------|-----|------|------|
| | | Min | Max | |
| T _{VAL} | CLK to Signal Valid – Bussed Signals | 2.0 | 6.0 | ns |
| T _{VAL (PTP)} | CLK to Signal Valid – Point to Point | 2.0 | 6.0 | ns |
| T _{ON} | Float to Active Delay | 2.0 | | ns |
| T _{OFF} | Active to Float Delay | | 14.0 | ns |
| T _{SU} | Input Setup Time – Bussed Signals | 3.0 | | ns |
| T _{SU (PTP)} | Input Setup Time – Point to Point | 5.0 | | ns |
| Τ _Η | Input Hold Time | 0.0 | | ns |

Table 2-8 PCI 66 MHz Timing Specifications

Flash Memory Timing Specifications

2.7

-Silicon Image, Inc.



FLASH WRITE TIMING

Figure 2-1 Flash Memory Timing

3 Pin Definition

3.1 Sil3512 Pin Listing

This section describes the pin-out of the Sil3512 PCI-to-Serial ATA host controller. Table 3-1 Sil3512 Pin Listing

gives the pin numbers, pin names, pin types, drive types where applicable, internal resistors where applicable, and descriptions.

| Pin # | Pin Name | Туре | Internal Resistor | Description |
|-------|-------------|------|----------------------|---|
| 1 | PCI_AD00 | I/O | - | PCI Address/Data |
| 2 | EEPROM_SDAT | I/O | PU – 70k | EEPROM Serial Data |
| 3 | EEPROM_SCLK | I/O | PU – 70k | EEPROM Serial Clock |
| 4 | VDDA | PWR | - | 1.8V SerDes Power |
| 5 | RxP2 | I | | Channel 2 Differential Receive +ve |
| 6 | RxN2 | I | | Channel 2 Differential Receive -ve |
| 7 | GNDA | GND | - | Analog Ground |
| 8 | VDDA | PWR | - | 1.8V SerDes Power |
| 9 | GNDA | GND | - | Analog Ground |
| 10 | TxN2 | 0 | | Channel 2 Differential Transmit -ve |
| 11 | TxP2 | 0 | | Channel 2 Differential Transmit +ve |
| 12 | GNDA | GND | - | Analog Ground |
| 13 | VDDA | PWR | - | 1.8V SerDes Power |
| 14 | RxP1 | I | | Channel 1 Differential Receive +ve |
| 15 | RxN1 | I | | Channel 1 Differential Receive -ve |
| 16 | GNDA | GND | - | Analog Ground |
| 17 | VDDA | PWR | - | 1.8V SerDes Power |
| 18 | GNDA | GND | - | Analog Ground |
| 19 | TxN1 | 0 | | Channel 1 Differential Transmit -ve |
| 20 | TxP1 | 0 | | Channel 1 Differential Transmit +ve |
| 21 | GNDA | GND | - | Analog Ground |
| 22 | VDDP | PWR | - | 1.8V PLL Power |
| 23 | VDDP | PWR | - | 1.8V PLL Power |
| 24 | REXT | I | | External Reference Resistor Input |
| 25 | GNDA | GND | - | Analog Ground |
| 26 | XTALI/CLKI | I | | Crystal Oscillator Input or external clock input |
| 27 | XTALO | 0 | | Crystal Oscillator Output |
| 28 | VDDO | PWR | | 3.3V supply for Crystal Oscillator |
| 29 | SCAN_EN | I | PD – 60k | Internal Scan Enable |
| 30 | MEM_CS_N | 0 | PU – 70k | Memory Chip Select |

| Pin # | Pin Name | Туре | Internal Resistor | Description |
|-------|--------------------------|------|----------------------|--|
| 31 | FL_ADDR[00] / IDE_CFG | I/O | PU – 70k | Flash Memory Address 0 / IDE-RAID Configuration |
| 32 | FL_ADDR[01] / BA5_EN | I/O | PU – 70k | Flash Memory Address 1 / Base Address Register 5 Enable |
| 33 | FL_ADDR[02] | 0 | PU – 70k | Flash Memory Address 2 |
| 34 | FL_WR_N | 0 | PU – 70k | Flash Memory Write Strobe |
| 35 | FL_RD_N | 0 | PU – 70k | Flash Memory Read Strobe |
| 36 | FL_ADDR[03] | 0 | PU – 70k | Flash Memory Address 3 |
| 37 | FL_ADDR[04] | 0 | PU – 70k | Flash Memory Address 4 |
| 38 | FL_ADDR[05] | 0 | PU – 70k | Flash Memory Address 5 |
| 39 | FL_ADDR[06] | 0 | PU – 70k | Flash Memory Address 6 |
| 40 | VDDO | PWR | - | 3.3 Volt Power |
| 41 | VSS | GND | - | Ground |
| 42 | FL_ADDR[07] | 0 | PU – 70k | Flash Memory Address 7 |
| 43 | FL_ADDR[08] | 0 | PU – 70k | Flash Memory Address 8 |
| 44 | FL_ADDR[09] | 0 | PU – 70k | Flash Memory Address 9 |
| 45 | FL_ADDR[10] | 0 | PU – 70k | Flash Memory Address 10 |
| 46 | FL_ADDR[11] | 0 | PU – 70k | Flash Memory Address 11 |
| 47 | VDDI | PWR | - | 1.8V Internal core Power |
| 48 | VSS | GND | - | Ground |
| 49 | FL_ADDR[12] | 0 | PU – 70k | Flash Memory Address 12 |
| 50 | FL_ADDR[13] | 0 | PU – 70k | Flash Memory Address 13 |
| 51 | LED0 | OD | | Channel 0 activity LED indicator |
| 52 | FL_ADDR[14] | 0 | PU – 70k | Flash Memory Address 14 |
| 53 | FL_ADDR[15] | 0 | PD – 60k | Flash Memory Address 15 |
| 54 | FL_ADDR[16] | 0 | PD – 60k | Flash Memory Address 16 |
| 55 | FL_ADDR[17] | 0 | PD – 60k | Flash Memory Address 17 |
| 56 | FL_ADDR[18] | 0 | PD – 60k | Flash Memory Address 18 |
| 57 | TEST_MODE | I | PD – 60k | Test Mode Enable |
| 58 | FL_DATA[00] | I/O | PU – 70k | Flash Memory Data 0 |
| 59 | FL_DATA[01] | I/O | PU – 70k | Flash Memory Data 1 |
| 60 | FL_DATA[02] | I/O | PU – 70k | Flash Memory Data 2 |
| 61 | FL_DATA[03] | I/O | PU – 70k | Flash Memory Data 3 |
| 62 | FL_DATA[04] | I/O | PU – 70k | Flash Memory Data 4 |
| 63 | FL_DATA[05] | I/O | PU – 70k | Flash Memory Data 5 |
| 64 | FL_DATA[06] | I/O | PU – 70k | Flash Memory Data 6 |
| 65 | FL_DATA[07] | I/O | PU – 70k | Flash Memory Data 7 |
| 66 | LED1 | OD | | Channel 1 activity LED indicator |
| 67 | PCI_INTA_N | OD | - | PCI Interrupt |

| Pin # | Pin Name | Туре | Internal Resistor | Description |
|-------|--------------|-----------|----------------------|--------------------------|
| 68 | PCI_RST_N | I-Schmitt | - | PCI Reset |
| 69 | PCI_CLK | I | - | PCI Clock |
| 70 | PCI_GNT_N | I | - | PCI Bus Grant |
| 71 | PCI_REQ_N | Т | - | PCI Bus Request |
| 72 | PCI_AD31 | I/O | - | PCI Address/Data |
| 73 | PCI_AD30 | I/O | - | PCI Address/Data |
| 74 | PCI_AD29 | I/O | - | PCI Address/Data |
| 75 | VDDO | PWR | - | 3.3 Volt Power |
| 76 | VSS | GND | - | Ground |
| 77 | PCI_AD28 | I/O | - | PCI Address/Data |
| 78 | PCI_AD27 | I/O | - | PCI Address/Data |
| 79 | PCI_AD26 | I/O | - | PCI Address/Data |
| 80 | VDDI | PWR | - | 1.8V Internal Core Power |
| 81 | VSS | GND | - | Ground |
| 82 | PCI_AD25 | I/O | - | PCI Address/Data |
| 83 | PCI_AD24 | I/O | - | PCI Address/Data |
| 84 | PCI_CBE3 | I/O | - | PCI Command/Byte Enable |
| 85 | PCI_IDSEL | I | PU-70K | PCI ID Select |
| 86 | PCI_AD23 | I/O | - | PCI Address/Data |
| 87 | PCI_AD22 | I/O | - | PCI Address/Data |
| 88 | PCI_AD21 | I/O | - | PCI Address/Data |
| 89 | PCI_AD20 | I/O | - | PCI Address/Data |
| 90 | PCI_AD19 | I/O | - | PCI Address/Data |
| 91 | VDDO | PWR | - | 3.3 Volt Power |
| 92 | VSS | GND | - | Ground |
| 93 | PCI_AD18 | I/O | - | PCI Address/Data |
| 94 | PCI_AD17 | I/O | - | PCI Address/Data |
| 95 | PCI_AD16 | I/O | - | PCI Address/Data |
| 96 | PCI_CBE2 | I/O | - | PCI Command/Byte Enable |
| 97 | PCI_FRAME_N | I/O | - | PCI Frame |
| 98 | PCI_IRDY_N | I/O | - | PCI Initiator Ready |
| 99 | PCI_PERR_N | I/O | - | PCI Parity Error |
| 100 | PCI_STOP_N | I/O | - | PCI Stop |
| 101 | PCI_DEVSEL_N | I/O | - | PCI Device Select |
| 102 | PCI_TRDY_N | I/O | - | PCI Target Ready |
| 103 | PCI_SERR_N | OD | - | PCI System Error |
| 104 | PCI_PAR | I/O | - | PCI Parity |
| 105 | PCI_CBE1 | I/O | - | PCI Command/Byte Enable |
| 106 | VDDO | PWR | - | 3.3 Volt Power |

| Pin # | Pin Name | Туре | Internal Resistor | Description |
|-------|-----------|------|----------------------|-------------------------|
| 107 | VSS | GND | - | Ground |
| 108 | PCI_AD15 | I/O | - | PCI Address/Data |
| 109 | PCI_AD14 | I/O | - | PCI Address/Data |
| 110 | PCI_AD13 | I/O | - | PCI Address/Data |
| 111 | PCI_AD12 | I/O | - | PCI Address/Data |
| 112 | VDDI | PWR | - | 1.8 Volt Core Power |
| 113 | VSS | GND | - | Ground |
| 114 | PCI_AD11 | I/O | - | PCI Address/Data |
| 115 | PCI_AD10 | I/O | - | PCI Address/Data |
| 116 | PCI_M66EN | I | PU-70K | PCI 66 MHz Enable |
| 117 | PCI_AD09 | I/O | - | PCI Address/Data |
| 118 | PCI_AD08 | I/O | - | PCI Address/Data |
| 119 | PCI_CBE0 | I/O | - | PCI Command/Byte Enable |
| 120 | PCI_AD07 | I/O | - | PCI Address/Data |
| 121 | PCI_AD06 | I/O | - | PCI Address/Data |
| 122 | VDDO | PWR | - | 3.3 Volt Power |
| 123 | VSS | GND | - | Ground |
| 124 | PCI_AD05 | I/O | - | PCI Address/Data |
| 125 | PCI_AD04 | I/O | - | PCI Address/Data |
| 126 | PCI_AD03 | I/O | - | PCI Address/Data |
| 127 | PCI_AD02 | I/O | - | PCI Address/Data |
| 128 | PCI_AD01 | I/O | - | PCI Address/Data |

Table 3-1 Sil3512 Pin Listing

| Pin Type | Pin Description |
|-----------|---------------------------------|
| Ι | Input Pin with LVTTL Thresholds |
| I-Schmitt | Input Pin with Schmitt Trigger |
| 0 | Output Pin |
| Т | Tri-state Output Pin |
| I/O | Bi-directional Pin |
| OD | Open Drain Output Pin |

Table 3-2 Pin Types

PCI pins are 5V tolerant.

3.2 Sil3512 Pin Diagram



Figure 3-1. Sil3512 Pin Diagram

3.3 Sil3512 Pin Descriptions

3.3.1 PCI 66MHz 32-bit

PCI Address and Data

Pin Names: PCI_AD[31..0]

Pin Numbers: 72~74, 77~79, 82~83, 86~90, 93~95, 108~111, 114~115, 117~118, 120~121, 124~128, 1 Address and Data buses are multiplexed on the same PCI pins. A bus transaction consists of an address phase followed by one or more data phases. PCI supports both read and write bursts. The address phase is the first clock cycle in which PCI_FRAME_N signal is asserted. During the address phase, PCI_AD[31:0] contain a physical address (32 bits). For I/O, this can be a byte address. For configuration and memory it is a DWORD address. During data phases, PCI_AD[7:0] contain the least significant byte (LSB) and PCI_AD[31:24] contain the most significant byte (MSB). Write data is stable and valid when PCI_IRDY_N is asserted; read data is stable and valid when PCI_TRDY_N is asserted. Data is transferred during those clocks where both PCI_IRDY_N and PCI_TRDY_N are asserted.

PCI Command and Byte Enables

Pin Names: PCI_CBE[3.0] Pin Numbers: 84, 96, 105, 119 Command and Byte Enables are multiplexed on the same PCI pins. During the address phase of a transaction, PCI_CBE[3:0]_N define the bus command. During the data phase, PCI_CBE[3:0]_N are used as Byte Enables. Byte Enables are valid for the entire data phase and determine which byte lanes carry meaningful data.

PCI ID Select

Pin Name: PCI_IDSEL Pin Number: 85 This signal is used as a chip select during configuration read and write transactions.

PCI Frame Cycle

Pin Name: PCI FRAME N

Pin Number: 97 Cycle Frame is driven by the current master to indicate the beginning and duration of an access. PCI_FRAME_N is asserted to indicate that a bus transaction is beginning. While PCI_FRAME_N is asserted, data transfers continue. When PCI_FRAME_N is de-asserted, the transaction is in the final data phase or has completed.

PCI Initiator Ready

Pin Name: PCI_IRDY_N

Pin Number: 98

Initiator Ready indicates the initializing agent's (bus master's) ability to complete the current data phase of the transaction. This signal is used with PCI_TRDY_N. A data phase is completed on any clock when both PCI_IRDY_N and PCI_TRDY_N are sampled as asserted. Wait cycles are inserted until both PCI_IRDY_N and PCI_TRDY_N are asserted together.

PCI Target Ready

Pin Name: PCI_TRDY_N

Pin Number: 102

Target Ready indicates the target agent's ability to complete the current data phase of the transaction. PCI_TRDY_N is used with PCI_IRDY_N. A data phase is completed on any clock when both PCI_TRDY_N and PCI_IRDY_N are sampled asserted. During a read, PCI_TRDY_N indicates that valid data is present on PCI_AD[31:0]. During a write, it indicates the target is prepared to accept data.

PCI Device Select

^{© 2006} Silicon Image, Inc.

Pin Name: PCI_DEVSEL_N

Pin Number: 101

Device Select, when actively driven, indicates the driving device has decoded its address as the target of the current access. As an input, PCI_DEVSEL_N indicates to a master whether any device on the bus has been selected.

PCI Stop

Pin Name: PCI_STOP_N Pin Number: 100 PCI_STOP_N indicates the current target is requesting that the master stop the current transaction.

PCI Parity Error

Pin Name: PCI_PERR_N

Pin Number: 99

PCI_PERR_N indicates a data parity error between the current master and target on PCI. On a write transaction, the target always signals data parity errors back to the master on PCI_PERR_N. On a read transaction, the master asserts PCI_PERR_N to indicate to the system that an error was detected.

PCI System Error

Pin Name: PCI_SERR_N

Pin Number: 103

System Error is for reporting address parity errors, data parity errors on Special Cycle Command, or any other system error where the result will be catastrophic. The PCI_SERR_N is a pure open drain and is actively driven for a single PCI clock by the agent reporting the error. The assertion of PCI_SERR_N is synchronous to the clock and meets the setup and hold times of all bused signals. However, the restoring of PCI_SERR_N to the de-asserted state is accomplished by a weak pull-up. Note that if an agent does not want a non-maskable interrupt (NMI) to be generated, a different reporting mechanism is required.

PCI Parity

Pin Name: PCI_PAR Pin Number: 104

PCI_PAR is even parity across PCI_AD[31:0] and PCI_CBE[3:0]_N. Parity generation is required by all PCI agents. PCI_PAR is stable and valid one clock after the address phase. For data phases PCI_PAR is stable and valid one clock after either PCI_IRDY_N is asserted on a write transaction or PCI_TRDY_N is asserted on a read transaction. Once PCI_PAR is valid, it remains valid until one clock after the completion of the current data phase. (PCI_PAR has the same timing as PCI_AD[31:0] but delayed by one clock.)

PCI Request

Pin Name: PCI_REQ_N Pin Number: 71 This signal indicates to the arbiter that this agent desires use of the PCI bus.

PCI Grant

Pin Name: PCI_GNT_N Pin Number: 70 This signal indicates to the agent that access to the PCI bus has been granted. In response to a PCI request, this is a point-topoint signal. Every master has its own PCI_GNT_N, which must be ignored while PCI_RST_N is asserted.

PCI Interrupt A

Pin Name: PCI_INTA_N Pin Number: 67 Interrupt A is used to request an interrupt on the PCI bus. PCI_INTA_N is open collector and is an open drain output.

PCI Clock Signal

Pin Names: PCI_CLK

Pin Number: 69

Clock Signal provides timing for all transactions on PCI and is an input to every PCI device. All other PCI signals (except PCI_RST_N, and PCI_INTA_N) are sampled on the rising edge of PCI_CLK. All other timing parameters are defined with respect to this edge.

PCI Reset

Pin Name: PCI_RST_N Pin Number: 68 PCI_RST_N is an active low input that is used to set the internal registers to their initial state. PCI_RST_N is typically the system power-on reset signal as distributed on the PCI bus.

PCI M66EN

Pin Name: PCI_M66EN

Pin Number: 116

This pin configures the PCI bus operating frequency. When low, the PCI bus operates from 0 to 33 MHz. When high, the PCI bus operates from 33MHz to 66MHz.

3.3.2 Miscellaneous I/O

Ground

Pin Name: VSS Pin Number: 41, 48, 76, 81, 92, 107, 113, and 123 Logic Ground. This ground pins are connected with GNDA (SerDes Ground) with an EPAD.

TEST

Pin Name: TEST_MODE Pin Number: 57 This pin is used, in conjunction with other pins, to enable various test functions within the device.

Power Supply

Pin Name(s): VDDO Pin Number(s): 28, 40, 75, 91, 106, and 122 Power Supply Input

Pin Name(s): VDDI Pin Number(s): 47, 80, and 112 Power Supply Input for internal core

Internal Scan Test

Pin Name: SCAN_EN Pin Number: 29 This pin, when active (high), will place all scan flip-flops into scan mode for chip testing. This pin must be left open or tied to ground for normal operation.

LED Drivers

Pin Names: LED[0..1] Pin Numbers: 51, 66 These are 12mA open-drain outputs to drive Activity LEDs for IDE channels 0 and 1 respectively.

Flash Signals

^{© 2006} Silicon Image, Inc.

Pin Name: FL_ADDR[00] / IDE_CFG

Pin Number: 31

When PCI_RST_N is deasserted, this pin is an output and represents flash memory address bit 0 During reset, it is sampled to configure Mass Storage class or RAID mode in the PCI Class Code register. A high on this pin sets Mass Storage class, a low sets RAID mode. The configuration state is latched internally when PCI_RST_N is deasserted. This pad is internally pulled high to enable Mass Storage class if left unconnected.

Pin Name: FL_ADDR[01] / BA5_EN

Pin Number: 32

When PCI_RST_N is deasserted, this pin is an output and represents flash memory address bit 1 During reset, it is sampled to configure Base address register 5. A high on this pin enables base address register 5, a low disables base address register 5. The configuration state is latched internally when PCI_RST_N is deasserted. This pin is internally pulled high to enable Base address register 5 when left unconnected.

Pin Name: FL_ADDR[02-18] Pin Numbers: 33, 36~39, 42~46, 49~50, 52~56 Flash Memory address bits; 19 total for 512K address space. Flash address pins 15 to 18 are used to select internal test modes in conjunction with the TEST_MODE pin; they have internal pull-downs and must be unconnected or pulled down.

Pin Name: FL_DATA[00-07] Pin Numbers: 58~65 8-bit Flash memory data bus.

Pin Name: FL_RD_N Pin Number: 35 Flash read enable signal, active low

Pin Name: FL_WR_N Pin Number: 34 Flash write enable signal, active low

Memory Chip Select

Pin Name: MEM_CS_N Pin Number: 30 This pin is used to select and enable the external memory. It is active low.

Serial Interface Signals

Pin Name: EEPROM_SDAT Pin Number: 2 Serial Interface data line

Pin Name: EEPROM_SCLK Pin Number: 3 Serial Interface clock

3.3.3 Serial ATA Signals

Power Supply & Ground

Pin Name: VDDA Pin Numbers: 4, 8, 13, 17 SerDes 1.8 V Power supply Pins

Pin Name: VDDP Pin Numbers: 22, 23 PLL 1.8 V Power supply Pins

Pin Name: GNDA Pin Numbers: 7, 9, 12, 16, 18, 21, and 25 SerDes Ground. This ground pins are connected with VSS (Logic Ground) with an EPAD.

High Speed Serial Signals

Pin Name: RxN1 Pin Number: 15 Channel 1 high-speed differential receive negative side.

Pin Name: RxP1 Pin Number: 14 Channel 1 high-speed differential receive positive side. Loading an internal register through the flash or EEPROM during the initialization sequence could reverse RxP1 and RxN1 pinouts.

Pin Name: TxN1 Pin Number: 19 Channel 1 high speed differential transmit negative side

Pin Name: TxP1 Pin Number: 20 Channel 1 high speed differential transmit positive side

Pin Name: RxN2 Pin Number: 6 Channel 2 high-speed differential receive negative side.

Pin Name: RxP2 Pin Number: 5

Channel 2 high-speed differential receive positive side. Loading an internal register through the flash or EEPROM during the initialization sequence could reverse RxP2 and RxN2 pinouts.

Pin Name: TxN2 Pin Number: 10 Channel 2 high speed differential transmit negative side

Pin Name: TxP2 Pin Number: 11 Channel 2 high speed differential transmit positive side

Other SerDes Signals

Pin Name: XTALO Pin Number: 27 Crystal oscillator pin for SerDes reference clock. A 25MHz crystal must be used.

Pin Name: XTALI/CLKI Pin Number: 26 Crystal oscillator pin for SerDes reference clock. When external clock source is selected, the external clock (either 25MHz or 100 MHz) will come in through this pin. The clock precision requirement is ±100ppm.

Pin Name: REXT Pin Number: 24 External reference resistor pin for termination calibration. This pin provides the addition function of selecting frequency of the clock source . For 25MHz crystal/external clock, a 1K, 1% resistor is connected to ground. To use 100MHz external clock, a 4.99K, 1% resistor is connected to ground.

^{© 2006} Silicon Image, Inc.

4 Package Drawing



Figure 4-1: Package Drawing - 128 TQFP

Part Ordering Number: Sil3512ECTU128 (128 pin TQFP lead free package with an exposed pad)

^{© 2006} Silicon Image, Inc.

5 Enhanced Packaging (Sil3512ECTU128)

The Sil3512ECTU128 is packaged in a 128 pin TQFP with an exposed metal pad (5.385mm x 5.385mm) on the package designed to improve signal quality by having a low inductance ground connection. The exposed pad should be soldered to a landing area on the PCB, as described below. The characterization results show improved signal quality by going above 25% coverage of the exposed pad area. A poor connection of the exposed pad to the landing area on the PCB may result in CRC or primitive error if the environments are noisy.

5.1 PCB Design Requirements

In order to improve the signal quality, it is required that landing area be incorporated on the PCB within the footprint of the package corresponding to the exposed metal pad on the package, as shown in Figure 3 (TQFP Landing area Design on PCB). Although the size of this landing area can be larger than the exposed pad on the package, the solderable area, as defined by the solder mask, should be at least the same as the exposed pad area on the package. A clearance of at least 0.5 mm should be designed on the PCB between the outer edges of the landing area and the inner edges of pad pattern for the leads to avoid any shorts.



Dimensions in millimeters (inches)

Figure 5-1: Top View of Enhanced 128-pin TQFP Package

^{© 2006} Silicon Image, Inc.





Dimensions in millimeters

Figure 5-2: Top View of TQFP Landing area Design on PCB

Ground vias are required in the metal land to provide a low impedance connection to ground. An array of vias should be incorporated in the ground pad at a 1.2 mm pitch grid, as shown in Figure 4 (Ground Pad Via Grid). The via diameter should be approximately 0.30mm (12mils). It is also desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad and the PCB landing area. The ground vias can be "tented" with solder mask on the top surface of the PCB to avoid solder wicking inside the via during assembly. The solder mask diameter should be at least 0.1 mm (4 mils) larger than the via diameter.



0.3 mm diameter with 1.2 mm pitch Ground Via

Dimensions in millimeters



Board Mounting Guidelines

The following are general recommendations for mounting exposed pad leadframe devices on the PCB. This should serve as the starting point in assembly process development and it is recommended that the process should be developed based on past experience in mounting standard, non-epad packages.

Stencil Design:

For proper ground connection, it is required that the exposed pad on the package be soldered to the landing area on the PCB. This requires solder paste application not only on the pad pattern for lead attachment but also on the landing area using the stencil. While for standard (non-epad) leadframe based packages the stencil thickness depends on the lead pitch and package coplanarity only, the package standoff also needs to be considered for the ground enhanced packages to determine the stencil thickness. For a nominal standoff of 0.1 mm, the stencil thickness of 5 to 8 mils (depending upon the pitch) should still provide good solder joint between the exposed pad and the landing area. The aperture openings should be the same as the solder mask opening on the ground land. Since a large stencil opening may result in poor release, the aperture opening can be subdivided into an array of smaller openings, similar to the ground land pattern shown in Figure 5. Recommended Stencil Design. The above guidelines will result in the solder joint area to be about 80 to 90% of the exposed pad area.



Figure 5-4: Top View of Recommended Stencil Design

^{© 2006} Silicon Image, Inc.

6 Block Diagram

The Sil3512 contains the major logic modules shown below.



Figure 6-1: Sil3512 Block Diagram

7 Auto-Initialization

The Sil3512 supports an external FLASH and/or EEPROM device for BIOS extensions and user-defined PCI configuration header data.

7.1 Auto-Initialization from FLASH

The Sil3512 initiates the FLASH detection and configuration space loading sequence upon the release of PCI_RST_N. It begins by reading the highest two addresses (7FFF_H and 7FFF_H), checking for the correct data signature pattern – AA_H and 55_H, respectively. If the data signature pattern is correct, the Sil3512 continues to sequence the address downward, reading a total of sixteen bytes. If the Data Signature is correct (55_H at 7FFFC_H), the last twelve bytes are loaded into the PCI Configuration Space registers.

Note: If both Flash and EEPROM are installed, the PCI Configuration Space registers will be loaded with EEPROM's data. While the sequence is active, the Sil3512 responds to all PCI bus accesses with a Target Retry.



Figure 7-1 Auto-Initialization from Flash Timing

| Parameter | Value | Description |
|----------------|---------|--|
| t ₁ | 660 ns | PCI reset to Flash Auto-Initialization cycle begin |
| t ₂ | 9600 ns | Flash Auto-Initialization cycle time |

Table 7-1 Auto-Initialization from Flash Timing

^{© 2006} Silicon Image, Inc.

| Address | Data Byte | Description |
|--------------------|-----------|--|
| 7FFFF _H | D00 | Data Signature = AA _H |
| 7FFFE _H | D01 | Data Signature = 55 _H |
| 7FFFD _H | D02 | AA = 120 ns FLASH device / Else, 240 ns FLASH device |
| 7FFFC _H | D03 | Data Signature = 55 _H |
| 7FFFB _H | D04 | PCI Device ID [23:16] |
| 7FFFA _H | D05 | PCI Device ID [31:24] |
| 7FFF9 _H | D06 | PCI Class Code [15:08] |
| 7FFF8 _H | D07 | PCI Class Code [23:16] |
| 7FFF7 _H | D08 | PCI Sub-System Vendor ID [07:00] |
| 7FFF6 _H | D09 | PCI Sub-System Vendor ID [15:08] |
| 7FFF5 _H | D10 | PCI Sub-System ID [23:16] |
| 7FFF4 _H | D11 | PCI Sub-System ID [31:24] |
| 7FFF3 _н | D12 | SerialATA PHY Config [07:00] |
| 7FFF2 _H | D13 | SerialATA PHY Config [15:08] |
| 7FFF1 _H | D14 | SerialATA PHY Config [23:16] |
| 7FFF0 _Н | D15 | SerialATA PHY Config [31:24] |

Table 7-2 Flash Data Description

7.2 Auto-Initialization from EEPROM

The Sil3512 initiates the EEPROM detection and configuration space loading sequence after the FLASH read sequence. The Sil3512 supports up to 256 byte EEPROM with a 2-wire serial interface. The sequence of operations consists of the following.

- 1) START condition defined as a high-to-low transition on SDAT while SCLK is high.
- 2) Control byte = 1010 (Control Code) + 000 (Chip Select) + 0 (Write Address)
- 3) Acknowledge
- 4) Starting address field = 00000000.
- 5) Acknowledge
- 6) Sequential data bytes separated by Acknowledges.
- 7) STOP condition.

While the sequence is active, the Sil3512 responds to all PCI bus accesses with a Target Retry.





^{© 2006} Silicon Image, Inc.

| Parameter | Value | Description |
|----------------|----------|---|
| t ₁ | 26.00 μs | End of Auto-Initialization from FLASH to start of Auto-Initialization from EEPROM |
| t ₂ | 2.66 ms | Auto-Initialization from EEPROM cycle time |
| t ₃ | 19.26 μs | EEPROM serial clock period |

Table 7-3 Auto-Initialization from EEPROM Timing

| Parameter | Description |
|-----------|---|
| S | START condition |
| W | R/W 0 = Write Command, 1 = Read Command |
| A | Acknowledge |
| D | Serial data |
| N | No-Acknowledge |
| Р | STOP condition |

Table 7-4 Auto-Initialization from EEPROM Timing Symbols

| Address | Data Byte | Description |
|-----------------|-----------|--|
| 00 _H | D00 | Memory Present Pattern = AA _H |
| 01 _H | D01 | Memory Present Pattern = 55 _H |
| 02 _H | D02 | Data Signature = AA _H |
| 03 _H | D03 | Data Signature = 55 _H |
| 04 _H | D04 | PCI Device ID [23:16] |
| 05 _H | D05 | PCI Device ID [31:24] |
| 06 _H | D06 | PCI Class Code [15:08] |
| 07 _H | D07 | PCI Class Code [23:16] |
| 08 _H | D08 | PCI Sub-System Vendor ID [07:00] |
| 09 _H | D09 | PCI Sub-System Vendor ID [15:08] |
| 0A _H | D10 | PCI Sub-System ID [23:16] |
| 0B _H | D11 | PCI Sub-System ID [31:24] |
| 0C _H | D12 | SerialATA PHY Config [07:00] |
| 0D _H | D13 | SerialATA PHY Config [15:08] |
| 0E _H | D14 | SerialATA PHY Config [23:16] |
| 0F _H | D15 | SerialATA PHY Config [31:24] |

Table 7-5 EEPROM Data Description

8 ATA Command Supported

8.1 Data Modes

The Sil3512 PCI to Serial ATA Controller has an internal datapath interface between the PCI block and the Serial ATA controller block. The data modes (Register mode, PIO mode and DMA mode) are of no significance inside the Sil3512.

8.2 ATA Commands

The SiI3512 PCI to Serial ATA Controller decodes ATA commands in hardware. The commands supported include ATA/ATAPI-5 and ATA/ATAPI-6 commands, including the 48-bit LBA extended commands. Certain obsolesced commands are also supported. The supported commands are listed below:

| Command | Command/ Features Codes | Comment |
|----------------------------------|-------------------------------|--|
| CFA Erase Sectors | C0h | |
| CFA Request Extended Error Code | 03h | |
| CFA Translate Sector | 87h | |
| CFA Write Multiple without Erase | CDh | |
| CFA Write Sectors without Erase | 38h | |
| Check Media Card Type | D1h | |
| Check Power Mode | E5h | |
| Configure Stream | 51h | |
| Device Configuration Freeze Lock | B1h/C1h | |
| Device Configuration Identify | B1h/C2h | |
| Device Configuration Restore | B1h/C0h | |
| Device Configuration Set | B1h/C3h | |
| Device Reset | 08h | |
| Download Microcode | 92h | |
| Execute Device Diagnostics | 90h | The two Serial ATA ports for Sil3512 PCI to Serial ATA Controller are both "single masters". |
| Flush Cache | E7h | |
| Flush Cache Ext | EAh | 48-bit LBA Command |
| Format Track | 50h | Obsolesced vendor specific command, needs to be programmed as vendor specific commands |
| Get Media Status | DAh | |
| Identify Device | ECh | |
| Identify Packet Device | A1h | |
| Idle | E3h | |

Table 8-1 Supported ATA Commands

| Command | Command/ Features Codes | Comment |
|------------------------------|-------------------------------|--|
| Idle Immediate | E1h | |
| Initialize Device Parameters | 91h | Obsolesced in ATA/ATAPI-6. |
| Media Eject | EDh | |
| Media Lock | DEh | |
| Media Unlock | DFh | |
| Nop | 00h | |
| Packet | A0h | |
| Read Buffer | E4h | |
| | C8h | |
| Read DMA | C9h | Obsolesced Command code supported, decoded as Command Code C8h |
| Read DMA Ext | 25h | 48-bit LBA Command |
| Read DMA Queued | C7h | |
| Read DMA Queued Ext | 26h | 48-bit LBA Command |
| Read Log Ext | 2Fh | |
| 5 | 22h | |
| Read Long | 23h | Obsolesced command |
| Read Multiple | C4h | |
| Read Multiple Ext | 29h | 48-bit LBA Command |
| Read Native Max Address | F8h | |
| Read Native Max Address Ext | 27h | 48-bit LBA Command |
| | 20h | |
| Read Sector(s) | 21h | Obsolesced Command code supported, decoded as Command Code 20h |
| Read Sector(s) Ext | 24h | 48-bit LBA Command |
| Read Stream DMA | 2A | |
| Read Stream PIO | 2B | |
| Read Verify Sector(s) | 40h | |
| | 41h | Obsolesced Command code supported, decoded as Command Code 40h |
| Read Verify Sector(s) Ext | 42h | 48-bit LBA Command |
| ReadFPDMAQueued | 2Ch | |
| Recalibrate | 10h | Obsolesced command supported. |
| Security Disable Password | F6h | |
| Security Erase Prepare | F3h | |
| Security Erase Unit | F4h | |

| Command | Command/ Features Codes | Comment |
|--|-------------------------------|--|
| Security Freeze Lock | F5h | |
| Security Set Password | F1h | |
| Security Unlock | F2h | |
| Seek | 70h | |
| Service | A2h | |
| Set Features | EFh | |
| Set Max Address | F9h/00h | |
| Set Max Address Ext | 37h | 48-bit LBA Command |
| Set Max Freeze Lock | F9h/04h | |
| Set Max Lock | F9h/02h | |
| Set Max Unlock | F9h/03h | Obsolesced command supported. |
| Set Max Set Password | F9h/01h | |
| Set Multiple Mode | C6h | The Sil3512 PCI to Serial ATA Controller intercepts the command to set up the number of sectors for a DRQ block upon this command. |
| Sleep | E6h | |
| Smart Disable Operations | B0h/D9h | |
| Smart Enable Operations | B0h/D8h | |
| Smart Enable/Disable Attributes Autosave | B0h/D2h | |
| Smart Execute Off-Line Immediate | B0h/D4h | |
| Smart Read Attribute Thresholds | B0h/D1h | Obsolesced command supported. |
| Smart Read Data | B0h/D0h | |
| Smart Read Log | B0h/D5h | |
| Smart Return Status | B0h/DAh | |
| Smart Save Attribute Values | B0h/D3h | Obsolesced command supported. |
| Smart Write Log | B0h/D6h | |
| Standby | E2h | |
| Standby Immediate | E0h | |
| Write Buffer | E8h | |
| Write DMA | CAh | |
| | CBh | Obsolesced Command code supported, decoded as Command Code CAh |
| Write DMA Ext | 35h | 48-bit LBA Command |
| Write DMA Queued | CCh | |
| Write DMA Queued Ext | 36h | 48-bit LBA Command |
| Write Log Ext | 3Fh | |
| Write Long | 32h | Obsolesced command supported |

| Command | Command/ Features Codes | Comment |
|---------------------|-------------------------------|--|
| | 33h | |
| Write Multiple | C5h | |
| Write Multiple Ext | 39h | 48-bit LBA Command |
| Write Sector(s) | 30h | |
| | 31h | Obsolesced Command code supported, decoded as Command Code 30h |
| Write Sector(s) Ext | 34h | 48-bit LBA Command |
| Write Stream DMA | 3Ah | |
| Write Stream PIO | 3Bh | |
| WriteFPDMAQueued | 3Ch | |

^{© 2006} Silicon Image, Inc.

Disclaimers

These materials are provided on an "AS IS" basis. Silicon Image, Inc. and its affiliates disclaim all representations and warranties (express, implied, statutory or otherwise), including but not limited to: (i) all implied warranties of merchantability, fitness for a particular purpose, and/or non-infringement of third party rights; (ii) all warranties arising out of course-of-dealing, usage, and/or trade; and (iii) all warranties that the information or results provided in, or that may be obtained from use of, the materials are accurate, reliable, complete, up-to-date, or produce specific outcomes. Silicon Image, Inc. and its affiliates assume no liability or responsibility for any errors or omissions in these materials, makes no commitment or warranty to correct any such errors or omissions or update or keep current the information contained in these materials, and expressly disclaims all direct, indirect, special, incidental, consequential, reliance and punitive damages, including WITHOUT LIMITATION any loss of profits arising out of your access to, use or interpretation of, or actions taken or not taken based on the content of these materials.

Silicon Image, Inc. and its affiliates reserve the right, without notice, to periodically modify the information in these materials, and to add to, delete, and/or change any of this information.

Notwithstanding the foregoing, these materials shall not, in the absence of authorization under U.S. and local law and regulations, as required, be used by or exported or re-exported to (i) any U.S. sanctioned or embargoed country, or to nationals or residents of such countries; or (ii) any person, entity, organization or other party identified on the U.S. Department of Commerce's Denied Persons or Entity List, the U.S. Department of Treasury's Specially Designated Nationals or Blocked Persons List, or the Department of State's Debarred Parties List, as published and revised from time to time; (iii) any party engaged in nuclear, chemical/biological weapons or missile proliferation activities; or (iv) any party for use in the design, development, or production of rocket systems or unmanned air vehicles.

Products and Services

The products and services described in these materials, and any other information, services, designs, know-how and/or products provided by Silicon Image, Inc. and/or its affiliates are provided on as "AS IS" basis, except to the extent that Silicon Image, Inc. and/or its affiliates provides an applicable written limited warranty in its standard form license agreements, standard Terms and Conditions of Sale and Service or its other applicable standard form agreements, in which case such limited warranty shall apply and shall govern in lieu of all other warranties (express, statutory, or implied). EXCEPT FOR SUCH LIMITED WARRANTY, SILICON IMAGE, INC. AND ITS AFFILIATES DISCLAIM ALL REPRESENTATIONS AND WARRANTIES (EXPRESS, IMPLIED, STATUTORY OR OTHERWISE), REGARDING THE INFORMATION, SERVICES, DESIGNS, KNOW-HOW AND PRODUCTS PROVIDED BY SILICON IMAGE, INC. AND/OR ITS AFFILIATES, INCLUDING BUT NOT LIMITED TO, ALL IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE. AND/OR NON-INFRINGEMENT OF THIRD PARTY RIGHTS. YOU ACKNOWLEDGE AND AGREE THAT SUCH INFORMATION, SERVICES, DESIGNS, KNOW-HOW AND PRODUCTS HAVE NOT BEEN DESIGNED, TESTED, OR MANUFACTURED FOR USE OR RESALE IN SYSTEMS WHERE THE FAILURE, MALFUNCTION, OR ANY INACCURACY OF THESE ITEMS CARRIES A RISK OF DEATH OR SERIOUS BODILY INJURY, INCLUDING, BUT NOT LIMITED TO, USE IN NUCLEAR FACILITIES, AIRCRAFT NAVIGATION OR COMMUNICATION, EMERGENCY SYSTEMS, OR OTHER SYSTEMS WITH A SIMILAR DEGREE OF POTENTIAL HAZARD. NO PERSON IS AUTHORIZED TO MAKE ANY OTHER WARRANTY OR REPRESENTATION CONCERNING THE PERFORMANCE OF THE INFORMATION, PRODUCTS, KNOW-HOW, DESIGNS OR SERVICES OTHER THAN AS PROVIDED IN THESE TERMS AND CONDITIONS.

60 E. Arques Avenue

Sunnyvale, CA 94085

T 408.616.4000 F 408.830.9530

www.siliconimage.com

