## Signetics 8X305 March 1984

# 8X305 MicroController





8X305

MARCH 198

N

## 8X305

#### FEATURES

- Fetch, Decode, and Execute a 16-bit instruction in a minimum of 200 nanoseconds (one machine cycle)
- Bit-oriented instruction set (addressable single-ormultiple bit subfields)
- Separate buses for instruction, instruction Address and Three-State I/O
- Thirteen 8-bit general-purpose working registers
- Source/destination architecture
- Bipolar low-power Schottky technology/TTL inputs and outputs
- · On-chip oscillator and timing generation
- Single + 5V supply
- 0.9-in. 50-pin DIP

#### **PRODUCT DESCRIPTION**

The Signetics 8X305 MicroController (Figure 1) is a highspeed bipolar microprocessor implemented with lowpower Schottky technology. In a single chip, the 8X305 combines speed, flexibility, and a bit-oriented instruction set. These features and other basic characteristics of the chip combine to provide cost-effective solutions for a broad range of applications. The 8X305 is particularly useful in systems that require high-speed bit manipulations — sophisticated controllers, data communications, very fast interface control, and other applications of a similar nature.

The 8X305 can fetch, decode, and execute a 16-bit instruction word in a minimum of 200 nanoseconds. Within one instruction cycle, the 8-bit data-processing path can be programmed to rotate, mask, shift, and/or merge single or multiple bit subfields and, in addition, perform an ALU operation; in the same instruction, an external data field can be input, processed, and output to a specified destination - likewise, single or multiple bit data fields can be internally moved from a given source to a given destination. To summarize, fixed or variable-length data fields can be fetched, processed, operated on by the ALU, and moved to a different location - all in a timeframe of 200 nanoseconds. To interface with I/O and program memory, the 8X305 uses a 13-bit instruction address bus, a 16-bit instruction bus, an 8-bit bidirectional multiplexed I/O data/address bus and a 5-bit I/O control bus.

A wide selection of I/O devices, interface chips, and special-purpose parts are available for systems use. In most applications, the more powerful 8X305 is functionally interchangeable with its predecessor — the 8X300.

#### ASSOCIATED DOCUMENTATION

Other documents directly relating to *design* and *applications use* of the 8X305 MicroController are:

- Product Capabilities Manual
- 8X305 Users Manual

These documents and other current literature (Data Sheets, Product Bulletins, Applications Notes, etc.) are available at all Signetics Sales and Service Offices—see rear cover of this data sheet for the office in your locality.

#### **PIN CONFIGURATION**



## 8X305

PIN NO.	IDENTIFIER	FUNCTION					
1	VCR	Regulated voltage input from series-pass transistor (2N5320 or equivalent).					
2-9, 45-49	A <sub>0</sub> – A <sub>12</sub>	<b>Program Address Lines:</b> These active-high outputs permit direct addressing of up to 8192 words of program storage; A <sub>12</sub> is least significant bit.					
10, 11	X1, X2	Timing generator connections for a capacitor, a series resonant crystal, or an external clock source with complementary outputs.					
12	GND	Ground.					
13-28	1 <sub>0</sub> – 1 <sub>15</sub>	<b>Instruction Lines:</b> These active-high input lines receive 16-bit instructions from program storage; I <sub>15</sub> is least significant bit.					
29	SC	Select Command: When high (binary 1), an address is being output on pins $\overline{IV0}$ through $\overline{IV7}$ .					
30	wc	Write Command: When high (binary 1), data is being output on pins $\overline{IV0}$ through $\overline{IV7}$ .					
31	ΓB	<b>Left Bank Control:</b> When low (binary 0), devices connected to the Left Bank are accessed. (Note. <i>Typically</i> , the $\overline{LB}$ signal is tied to the $\overline{ME}$ input pin of I/O peripherals).					
32	RB	<b>Right Bank Control:</b> When low (binary 0), devices connected to the Right Bank are accessed (Note. <i>Typically, the</i> $\overrightarrow{RB}$ signal is tied to the $\overrightarrow{ME}$ input pin of I/O peripherals).					
33-36, 38-41	ÎV0-IV7	Interface Vector (Input/Output Bus) — these bidirectional active-low three-state lines communicate data and/or addresses to I/O devices and memory locations. A low voltage level equals a binary "1"; IV7 is Least Significant Bit.					
37	V <sub>cc</sub>	+5V power supply.					
42	MCLK	Master Clock: This active-high output signal is used for clocking I/O devices and/or synchronization of external logic.					
43	RESET	When <b>RESET</b> input is low (binary 0), the 8X305 is initialized — sets Program Counter/Address Register to zero and inhibits MCLK. For the period of time RESET is low, the Left Bank/Right Bank (LB/RB) signals are forced high asynchronously.					
44	HALT	When <b>HALT</b> input is low (binary 0), internal operation of the 8X305 stops at the start of next instruction; MCLK is not inhibited nor is any internal register affected; however, both the Left Bank/Right Bank (LB/RB) signals are synchronously driven high during the first quarter of the instruction cycle time and remain high during the time HALT is low.					
50	VR	Internally-generated reference output voltage for external series-pass regulator transistor.					

Figure 2. Designations and Descriptions for Pins of 8X305 MicroController.

#### Typical System Configuration

Although the system hookup shown in Figure 3 is of the simplest form, it provides a fundamental look at the 8X305 MicroController and peripheral relationships. As indicated, the 8X305 can directly address up to 8K words of program storage — either ROM or PROM. The user interface (IV0 through IV7) is capable of uniquely address-

ing 256 Input/Output locations and, with additional bank bits ( $\overline{LB}$ ,  $\overline{RB}$ ), this number is expanded to 512 — each bank comprising 256 addressable locations. The addressable locations of each bank can be used in a variety of ways; a simple method of implementation is shown in Figure 3. When  $\overline{LB}$  is active low, the left bank is enabled and any one of 256 locations within the RAM memory can be accessed for input/output operations. A similar set of "enable/access" conditions are applicable to the right bank when  $\overline{RB}$  is active low.



**MARCH 1984** 

8X305

## MICROCONTROLLER

#### **BASIC OPERATIONS OF 8X305**

Refer to a later discussion of "Instruction Fields" for a detailed examination of all operand fields and subdivisions thereof—"S"  $(S_0, S_1)$ , "D"  $(D_0, D_1)$ , "R", "L", "J", and "A".



#### ADD OPERATIONS

REGISTER-to-REGISTER	SOURCE PRE-ALU
REGISTER TO IV BUS	SOURCE PRE-ALU
IV BUS-to-REGISTER	SOURCE PRE-ALU
ĨV BUS-to-ĨV BUS	SOURCE PREALU

Same as MOVE operations, except source data is ADDed to contents of AUXiliary Register R0 via the ALU; if appropriate, Overflow Register R10 (OVF) is also set.

POSTALU	DEST
POST-ALU	DEST
POSTALU	DEST
POST-ALU	DEST

#### AND OPERATIONS

REGISTER-to-REGISTER REGISTER-TO-IV BUS IV BUS-to-REGISTER IV BUS-to-IV BUS

	SOURCE	PREALU
[	SOURCE	PRE-ALU
[	SOURCE	PREALU
	SOURCE	PREALU

Same as MOVE operations, except source data is ANDed with contents of AUXiliary Register R0 via the ALU.

POST-ALU	DEST	
POSTALU	DEST	
POSTALU	DÊST	
PÖST ALU	DEST	

#### **EXCLUSIVE OR (XOR) OPERATIONS**

REGISTER-to-REGISTE
REGISTER.TO.IV BUS
IV BUS-to-REGISTER
IV BUS-to-IV BUS

•	SOURCE		PREALU	Ì
-	SOURCE	}_	PRE-ALU	l
-	SOURCE	<b>}</b>	PREALU	ĺ
-	SOURCE	]	PREALU	ļ

Same as MOVE operations, except source data is Exclusively ORed with contents of AUXiliary Register R0 via the ALU.

**Signetics** 

POSTALU	DEST
POST-ALU	DEST
POST-ALU	DEST
POSTALU	DEST

#### 6



## 8X305

7

## 8X305



#### **Program Storage Interface**

As shown in Figure 3, program storage is connected to output address lines  $A_0$  through  $A_{12}$  ( $A_{12}$  = LSB) and input instruction lines Io through I15. An address output on A<sub>0</sub>/A<sub>12</sub> identifies one 16-bit instruction word in program storage. The instruction word is subsequently input on I<sub>0</sub>/I<sub>15</sub> and defines the MicroController operation which is to follow - one instruction word equals one completed operation. Any TTL-compatible memory can be used for program storage provided the worst-case access time is compatible with the instruction cycle time used for the application - see timing section for appropriate calculations.

#### I/O Interface and Control

An 8-bit bidirectional I/O bus, referred to as the Interface Vector  $(\overline{IV})$  bus, provides a communication link between the MicroController and the two banks of I/O devices. The LB (Left Bank) and RB (Right Bank) control signals identify which bank is enabled; when both  $\overline{LB}$  and  $\overline{RB}$  are high (inactive), neither bank is enabled and the IV bus is inactive (three-state). A functional analysis of the Left and Right Bank signals is shown below:

<b>LB</b>	RB	FUNCTION
Low	Low	This state is not generated by the 8X305.
Low	High	Enable left bank devices.
High	Low	Enable right bank devices.
High	High	Disable all devices; $\overline{IV}$ bus is three-state.

Both data and I/O address information are multiplexed on the IV bus. The SC (Select Command) and WC (Write Command) signals distinguish between data and I/O address information as follows:

LB/RB	SC	wc	FUNCTION
High	Low	Low	The IV bus is three-state and not looking for input data
Low	Low	Low	The IV bus is reading input data.
Low	Low	High	Data is being output.
Low	High	Low	Address is being output.
x	High	High	This condition is never generated.

#### **Data Processing**

Basically, the data processing path of the 8X305 consists of the Rotate/Mask logic, the Arithmetic Logic Unit (ALU), the Shift/ Merge functions, on-chip memory (sixteen 8-bit registers), and the bidirectional  $\overline{IV}$  bus interface with its associated driver circuits and internal latches. The onboard memory and the IV bus are connected to both inputs and outputs of the ALU via internal 8-bit data paths - see Figure 1. Inputs to the ALU are preceded by rightrotate and data-mask functions; the ALU output is followed by the left-shift and merge operations. Depending on the desired operation, any one or all of the functions (Rotate/Mask/Shift/Merge) can operate on 8 bits of data in a single instruction cycle. For a summary of all dataprocessing capabilities, refer to BASIC OPERATIONS OF THE 8X305 described earlier in this data sheet.

#### **Instruction Cycle**

Each operation of the 8X305 is executed in a single instruction cycle. The instruction cycle is internally divided into four equal parts - each part being as short as 50 nanoseconds. Figure 4 shows the general functions that



Figure 4. Instruction Cycle and MCLK with: Crystal = 10MHz and Cycle Time = 200 nanoseconds.

occur during each quarter cycle; specifics regarding minimum/maximum timing and other critical values are described later in this data sheet. During the first quarter cycle, a new instruction from program storage is input via  $I_0-I_{15}$  and decoded. If an I/O operation is indicated, new data is fetched from a specified internal register or via the  $\overline{IV}$  bus. At the end of the first quarter cycle, the new instruction is latched into the instruction register.

In the second quarter cycle, the I/O input data stabilizes and preliminary processing is completed; at the end of this quarter, the IV latches close and final processing can be accomplished, thus completing the input phase of the instruction cycle. During the third quarter cycle, the address for the next instruction is output to the instruction address bus, IV control signals are generated, and both data and destination are setup for the remainder of the output phase. During the fourth guarter cycle, a master clock signal (MCLK) generated by the 8X305 is used to latch either the I/O-enabling address or the I/O data into peripheral devices connected to the IV bus; MCLK can also be used to synchronize any external logic with timing circuits of the 8X305. To summarize the action, the first half of the instruction cycle deals primarily with input functions and the second half is mostly concerned with output functions.

#### INSTRUCTION SET

#### **General Format and Operating Principles**

The 16-bit instruction word ( $I_0$  through  $I_{15}$ ) from program storage is input to the instruction register (Figure 1) and is subsequently decoded to implement the events to occur during the current instruction cycle.

The general format for each instruction word is as follows:

	MSB												LSE	3↓	
BIT POSITIONS -	012	3	4	5	6	7	8	9	10	11	12	13	14	15	
	OPCODE			_	_		0	PE	RA	ND(	S)				

The 3-bit operation code (OPCODE) define any one of eight classes of instructions; variations within each class are specified by the remaining thirteen operand bits. The eight instruction classes can be separated into two control areas — data and program; general functions within these areas are:

•	Data	Control	

ADD )	
AND }	Arithmetic and Logic Operations
XOR )	
MOVE }	Movement of Data and Constants

Program Control

XEC		
NZT	}	Branch or Test
JMP	J	

#### **Instruction Fields**

As shown in Table 1, each instruction word consists of an operation code (OPCODE) field and from one to three operand fields. The possible operand fields are: Source (S), Destination (D), Rotate/Length (R/L), Literal (J), and Address (A). The OPCODE and operand fields are described in the paragraphs that follow the table.

#### Table 1. FUNCTIONAL DESCRIPTION OF INSTRUCTION SET

INSTRUCTION WORD	DESCRIPTION	STATE OF CONTROL SIGNAL DURING INSTRUCTION CYCLE — SEE FIGURE 4								
		CONTROL SIGNAL	INPUT PHASE	OUTPUT PHASE						
CLASS = MOVE OPCODE = 0 OPERATION = (S) -D										
Register-to-Register	Move content of internal register specified by	sc	L	H if D = 078, 178						
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15	S field to internal register specified by D field. Prior to the "MOVE" operation, right-rotate con- tents of internal source register by octal value (0	wc	L	L						
OPCODE S R D		ĹВ	н	L if D = 078						
$S = 00_8 - 17_8$ $D = 00_8 - 07_8$ , $11_8 - 17_8$	through 7) defined by the H-field.	RB	н	L if D = 178						
Register-to-IV Bus (Note)	Move contents of internal register specified by the	sc	L	L						
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15	S-field to the IV bus. Before outputting on IV bus, data is shifted as specified by the least significant	WC	L	н						
OPCODE S L D	octal digit of the D-field and the bits specified by	LB	L if $D = 20_8 - 27_8$	L if $D = 20_8 - 27_8$						
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	the L-field are merged with the latched I/O data.	RB	L if D = 308-378	L if $D = 30_8 - 37_8$						

#### MARCH 1984

## 8X305

#### Table 1. FUNCTIONAL DESCRIPTION OF INSTRUCTION SET (Continued)

INSTRUCTION WORD	DESCRIPTION	STATE OF CONTROL SIGNAL DURING INSTRUCTION CYCLE						
		CONTROL SIGNAL	INPUT	OUTPUT PHASE				
CLASS = MOVE OPCODE = 0 OPERATION = (S)	→ D	L	<u></u>	└ <sub>┲╸╸╵</sub> ┍╶┉┍╴╸╺				
IV Bus-to-Register (Note)	Move right-rotated IV bus (source) data specified by the	sc	L	H if D = 078, 178				
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15	5 S-field to internal register specified by the D-field. The		L	L				
OPCODE S L D	the LSB-position and, if less than 8 bits, the remaining	LŐ	L if S = 208-278	L if D = 078				
$S_1 = S_0$ S=20e-37e D=00e-07e 11e-17e	bits are filled with zeros.	RB	L if $S = 30_8 - 37_8$	L if D = 178				
IV Bus-to-IV Bus (Note)		80						
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15	Move right-rotated IV bus (source) data specified by the	wc		ц				
OPCODE S L D	S-field to the I/O latches. Before outputting on IV bus, shift data as specified by the D-field; then merge source		$L \text{ if } S = 20_{P} - 27_{P}$	$L \text{ if } D \approx 200-270$				
$S_1$ $S_0$ $D_1$ $D_0$	and latched I/O data as specified by the L (length) field.	RB	L if $S = 30_8 - 37_8$	L if $D = 30_8 - 37_8$				
$S = 20_8 - 37_8$ $D = 20_8 - 37_8$								
CLASS = ADD OPCODE = 1 OPERATION = (S) + (	AUX) -D	•	<u> </u>	<u></u>				
Same as MOVE instruction class	Same as MOVE instruction class except that contents of AUX (R0) register are ADDed to the source data. If there ia a "carry" from MSB, then R10 (OVF) = 1 (overflow), otherwise OVF = 0.	Sa	ime as MOVE instri	uction class				
CLASS = AND OPCODE = 2 OPERATION = (S) A	(AUX) ->D							
Same as MOVE instruction class	Same as MOVE instruction class except that contents of AUX (R0) register are ANDed with source data.	Sa	Same as MOVE instruction class					
CLASS = XOR OPCODE = 3 OPERATION = (S) ⊕	(AUX) -D	<b>_</b>						
Same as MOVE instruction class	Same as MOVE instruction class except that contents of AUX (R0) register are Exclusively ORed with source data.	Si	ame as MOVE instr	uction class				
CLASS = XEC OPCODE = 4 OPERATION = Refer	to Description	L						
Register Immediate	Execute instruction at current page address offset by	sc	L	L				
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15	J (literal) + (S), Return to normal instruction flow unless a branch is encountered	wc	L	L				
OPCODE S J	Execute instruction at an address determined by replac-	LB	н	н				
$S = 00_8 - 17_8$ J = 000_8 - 377_8	ing the low-order 8 bits of the Address Register with the following derived sum:	ŔB	н	н				
	Value of literal (J-field) plus contents of internal register specified by S-field	}						
	The PC is not incremented and the overflow status (OVF) is not changed.							
IV Bus Immediate (Note)	Execute instruction at an address determined by replac-			}				
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15	following derived sum:		<u> </u>	L				
OPCODE S L J	5-bit value of literal (J-field) plus value of rotated		L I if S = 20a, 27a	L 				
	the length of source data starting from the LSB posi-	88	$1 \text{ if } S = 30e^{-37e}$	н				
$S = 20_8 - 37_8$ $J = 00_8 - 37_8$	tion and, if less than 8 bits, the remaining bits are filled with zeros; the Program Counter is not incre- mented and the overflow status (OVF) is not changed.		2					
CLASS = NZT OPCODE = 5 OPERATION = Refer	to Description							
Register Immediate	1	sc	L	L				
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15	If data specified by the S-field is not equal to zero, jump to current page address offset by value of Lifeld, other	wc	L	L				
OPCODE S J	wise, increment the Program Counter.	ĒΒ	н	н				
$S = 00_8 - 17_8$ J = $000_8 - 377_8$	If contents of internal register specified by S-field is non- zero, transfer to address determined by replacing the low-order 8 bits of Address Register and Program	RB	н	н				
	Counter with "J", otherwise, increment PC.							

#### MARCH 1984

## 8X305

#### Table 1. FUNCTIONAL DESCRIPTION OF INSTRUCTION SET (Concluded)

INSTRUCTION WORD	DESCRIPTION	STATE OF CONTROL SIGNAL DURING INSTRUCTION CYCLE — SEE FIGURE 3						
		CONTROL SIGNAL	INPUT PHASE	OUTPUT PHASE				
CLASS = NZT OPCODE = 5 OPERATION = Refer t	) Description							
IV Bus Immediate (Note)	If right-rotated and masked IV bus is non-zero, transfer	SC	L	L				
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15	to address determined by replacing low-order 5 bits of Address Begister and Program Counter with "J" other-	wc	L	L				
OPCODE S L J	wise, increment PC. (The L-field specifies the length	ĹΒ	L if $S = 20_8 - 27_8$	н				
<u>s<sub>1</sub> : s<sub>0</sub></u>	of source I/O data starting from the LSB-position and, if less than 8 bits, the remaining bits are filled with	RB	L if S = $30_8 - 37_8$	н				
$S = 20_8 - 37_8$ $J \approx 00_8 - 37_8$	zeros.)							
CLASS = XMIT OPCODE = 6 OPERATION = J -	0							
XMIT, Register	Store 8-bit value specified by "J" into register specified	sc	L	L _				
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15	by ''D''.	wc	L	L				
OPCODE D J		ĹΒ	н	н				
$D = 00_8 - 06_8$ , 11 <sub>8</sub> , 14 <sub>8</sub> - 16 <sub>8</sub> $J = 000_8 - 377_8$		RB	н	н				
XMIT, IV Bus Address	Enable I/O device on the bank specified by "D", whose	sc	L L	н				
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15	address is the 8-bit integer specified by "J". Address	wc	L	Ĺ				
OPCODE D J		ΓB	н	L if D = 078				
$D = 07_8, 17_8  J = 000_8 - 377_8$		RB	н	L if D ≕ 17 <sub>8</sub>				
XMIT 8 Bits Immediate, IV Bus (Note)	Store value of 8-bit integer in the previously enabled	sc	L	L				
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15	I/O port, at the bank destination (LB or RB) specified by "D". Contents of R12 or R13 remain unchanged.	wc	L	н				
OPCODE D J		LB	н	L if D = 128				
$D = 12_8 - 13_8$ $J = 000_8 - 377_8$		RB	н	L if D ≈ 13 <sub>8</sub>				
XMIT Variable Bit Field Immediate, IV Bus (Note)	Transmit Least Significant "L" bits of "J" field to "L-bit" field of $\overline{IV}$ bus specified by "D" if "I " is greated	sc	L	L .				
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15	than 5 bits, the MSB bits of destination field is filled	wc	L	н				
OPCODE D L J	with zeros.	LB	L if $D = 20_8 - 27_8$	L if $D = 20_8 - 27_8$				
$D_1 : D_0$		RB	L if D = 30 <sub>8</sub> -37 <sub>8</sub>	L if $D = 30_8 - 37_8$				
$D = 20_8 - 37_8$ $J = 00_8 - 37_8$								
CLASS = JMP OPCODE = 7 OPERATION = Refer	to Description							
Address Immediate	Jump to address in program storage specified by	SC	L	L				
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15	and the Program Counter.	WC	L	L				
OPCODE A		LB	н	н				
$A \pm 00000_{8} - 1777_{8}$		RB	н	н				

Note:

S<sub>0</sub> specifies the LSB of rotated input data field

S1 specifies the bank of IV bus from which source data will be input

D<sub>0</sub> specifies bit position in I/O device with which LSB of processed data will be aligned and

 $D_1$  specifies the bank of  $\overline{IV}$  bus which will be the destination.

**Operations Code Field.** The 3-bit OPCODE field specifies one of eight classes of 8X305 instructions; octal designations for this field and operands for each instruction class are shown in the preceding table.

**Source (S) and Destination (D) Fields.** The 5-bit "S" and "D" fields specify the source and destination, respective-

ly, for whatever operation is defined by the OPeration CODE. The "S" and/or "D" fields can specify an internal 8X305 register or any one-to-eight bit field within an I/O device; octal values and source/destination field assignments for all internal registers are shown in Table 2.

## 8X305

ADDRESS	REGISTER DESIGNATION	SOURCE	DESTI- NATION	ADDRESS	REGISTER DESIGNATION	SOURCE	DESTI- NATION
008	R0 (AUX)—General purpose register	x	x	10 <sub>8</sub>	R10 (OVF—Overflow register)	X	
01 <sub>8</sub>	R1—General purpose register	x	x	118	R11—General purpose register	x	x
028	R2—General purpose register	x	×	12 <sub>8</sub>	R12—General purpose register (Note)	x	х
03 <sub>8</sub>	R3—General purpose register	x	x	13 <sub>8</sub>	R13—General purpose register (Note)	x	x
04 <sub>8</sub>	R4—General purpose register	x	x	14 <sub>8</sub>	R14—General purpose register	x	x
05 <sub>8</sub>	R5—General purpose register	x	x	15 <sub>8</sub>	R15—General purpose register	x	х
06 <sub>8</sub>	R6—General purpose register	x	x	16 <sub>8</sub>	R16—General purpose register	x	X
078	R7—Special purpose register (refer to next paragraph)	x	x	17 <sub>8</sub>	R17—Special purpose register (refer to next paragraph)	x	x

#### Table 2. OCTAL ADDRESSES AND SOURCE/DESTINATION FIELDS FOR 8X305 REGISTERS

Note:

R12 and R13 function as general purpose working registers for all operations except transmit (XMIT). During a transmit instruction where R12 or R13 is the destination, the 8-bit "J" field is immediately transferred to the IV bus; for this operation, the contents of the designated register remain unchanged.

In instructions where  $R7_8$  (IVL) or  $R17_8$  (IVR) is specified as the destination, the 8-bit value is output on the  $\overline{IV}$  bus as an I/O device address or memory location; register R7 selects the Left Bank and register R17 selects the Right Bank. The results are also stored into the specified internal register ( $R7_8$  or  $R17_8$ ) and may later be accessed as source data. When the  $\overline{IV}$  bus is specified as a source and/or destination, the "S" and "D" fields are split into two parts, that is,

• Source (S) =  $S_1$ ,  $S_0$  and Destination (D) =  $D_1$ ,  $D_0$  where, S<sub>0</sub> specifies the LSB of rotated input data field

 $S_1$  specifies the bank of  $\overline{IV}$  bus from which source data will be input

 $\mathsf{D}_0$  specifies bit position in I/O device with which LSB of processed data will be aligned and

 $\mathsf{D}_1$  specifies the bank of  $\overline{\mathsf{IV}}$  bus which will be the destination



Notes:

1. The field length of 0-to-8 bits is specified by the "L" field.

2. For the Right Bank, 308-378 perform equivalent I/O functions.

**Rotate (R) and Length (L) Field.** The 3-bit R/L field performs one of two functions, specifying either the field length (L) for I/O operations or a right-rotate (R) for internal operations. For a given instruction, the specified function depends upon the contents of the Source (S) and Destination (D) fields.

When an internal register is specified by both the source and destination fields, the "R" field is invoked and it specifies a right-rotate of the data specified in the "S" field — see accompanying diagram. The source-register data (up to 8 bits) is right-rotated during the "input phase" of the instruction cycle (Figure 4) and this function is always performed prior to any ALU operation. (Note: The right-rotate function is implemented on the bus and not in the source register.)

## RIGHT-ROTATE FUNCTION Bit Position - 0 1 2 3 4 5 6 7

When either or both of the source and destination fields specify a variable-length I/O data field, the "L" field specifies the length of the I/O data field — see following diagram. If the source field specifies an  $\overline{IV}$  address  $(20_8-37_8)$  and the destination field specifies an internal register  $(00_8-07_8, 11_8-17_8)$ , the "L" field specifies the length of source data; the source data is formed by right-rotating the  $\overline{IV}$  bus data according to the source address and then masking result as specified by the "L" field. If length is less than 8 bits, all remaining bits are set to zero prior to processing data in the ALU. If the source field

specifies an internal register  $(00_8-17_8)$  and the destination field specifies  $\overline{IV}$  bus data  $(20_8-37_8)$ , the "L" field specifies the length of the destination data. To form the destination data, the ALU output is left-shifted according to the destination address and then masked to the required length — see  $\overline{IV}$  DATA LENGTH SPECIFICATION. The destination data is merged with data in the I/O latches to finalize the  $\overline{IV}$  bus data. Hence, a one-to-eight bit destination data field can be inserted into the existing 8-bit I/O port without modifying surrounding bits. If both the source and destination fields specify  $\overline{IV}$  bus data  $(20_8-37_8)$ , the "L" field specifies the length of both the source and destination data.

#### IV DATA LENGTH SPECIFICATION (No Rotate Function Specified)



To form the source data, the  $\overline{IV}$  bus input data is rightrotated according to the source address and then masked to the required length-see IV DATA LENGTH SPECIFI-CATION. If length is less than 8 bits, all remaining bits are set to zero before processing in the ALU. To form the destination data, the ALU output is left-shifted according to the destination address and masked to the required length specification. The destination data is then merged into the  $\overline{IV}$  bus data that was used to obtain the source; thus, if the source and destination addresses are on the same bank, the IV bus data written to the destination I/O Port appears unmodified, except for bits changed during the shift-and-mask operations. If the source and destination addresses refer to different banks, the destination I/O Port is changed to contain the contents of the source I/O Port in those bit positions not affected by the destination data.

J Field. The 5-bit or 8-bit "J" field is used to load a literal value (contained in the instruction) into a register, into a variable I/O data field, or to modify the low-order bits of the Program Counter. The bit length of the "J" field is implied by the "S" and "L" fields in the XEC, NZT, and XMIT instructions, based on the following conditions:

• When the Source (S) field specifies an internal register, the literal value of the "J" field is an 8-bit binary number.

• When the Source (S) field specifies a variable I/O data field, the literal value of the "J" field is a 5-bit binary number.

**A Field.** The 13-bit "A" field is an address field which allows the 8X305 to directly branch to any of the 8192 locations in Program Storage memory.

#### Formation of Instruction Address

The Address Register and Program Counter are used to generate addresses for accessing an instruction from program storage. The instruction address is formed in one of the following ways:

- For all except the JMP, XEC, and a "satisfied" NZT instruction, the Program Counter is incremented by one and placed in the Address Register.
- For the JMP instruction, the 13-bit "A" field contained in the JMP instruction word replaces the contents of both the Address Register and the Program Counter.
- For the XEC instruction, the Address Register is loaded with bits from the Program Counter modified as follows:

XEC using  $\overline{IV}$  Bus Data — low-order 5 bits of ALU output replaces counterpart bits in Address Register XEC using Data from Internal Register — low-order 8 bits of ALU output replaces counterpart bits in Address Register

The Program Counter is not modified for either of the above conditions.

• For a "satisfied" NZT instruction, the low-order 5 bits (NZT source is  $\overline{IV}$  bus data) or low-order 8 bits (NZT source is an internal register) of both the Address Register and Program Counter are loaded with the literal value specified by the "J" field of instruction word.

#### **Data Addressing**

The source and/or destination addresses of the data to be operated upon are specified as part of the instruction word. As shown earlier, source/destination addresses are specified using a 5-bit code  $(00_8-37_8)$ . When the most significant octal digit is a "0" or "1", the source and/or destination address is an internal register; if the most significant digit is a 2 or 3, an IV bus operation is indicated — 2 specifying a Left-Bank (LB) operation and 3 specifying a Right-Bank (RB) operation. The least significant octal digit (0 through 7) indicates either a specific internal register address or positioning information for the least significant bit when specifying IV bus data. Referring to Table 1, AUXiliary register R0 (00<sub>8</sub>) is the implied source

## 8X305

of the second argument for the ADD, AND, and XOR operations. IVL register R7 and IVR register R17 (destination addresses  $07_8$  and  $17_8$ , respectively) provide a means of routing enabling address information to I/O peripherals. With IVL or IVR specified as the destination address, data is placed on the IV bus during the output phase of the instruction cycle; simultaneously, a Select Command (SC) is generated to inform all I/O devices that information on the IV bus is to be considered as an I/O address. Since the contents of IVL and IVR are preserved, either register may later be accessed as a source of data. Control outputs  $\overline{LB}$  and  $\overline{RB}$  are used to partition I/O bus devices into two fields of 256 addresses. With  $\overline{LB}$  in the active-low state and a source address of  $20_8-27_8$ , the left bank of I/O devices are enabled during the input phase of the instruction cycle. With  $\overline{RB}$  in the active-low state and a source address of  $30_8-37_8$ , the right bank of devices are enabled. During the output phase,  $\overline{LB}$  is low if the destination address is  $07_8$  or  $20_8-27_8$ , whereas  $\overline{RB}$  is low if the destination address is  $17_8$  or  $30_8-37_8$ . Each address field ( $\overline{LB}$  and  $\overline{RB}$ ) can have a different I/O device selected, that is, data can be transferred from a device in one bank to a device in the other in one instruction cycle.

#### **DESIGN PARAMETERS**

Hardware design of an 8X305-based system largely consists of the following operations:

- Selecting and interfacing a Program Storage device ROM, PROM, etc.
- Selecting and interfacing input/output devices RAM, Ports, and other 8-bit addressable I/O devices.
- Choosing and implementing System Clock Capacitor-Controlled, Crystal-Controlled, or Externally-Driven.
- Selection of an off-chip series-pass transistor.

All information required for easy implementation of these design requirements is provided under the following captions:

- Ordering Information
- Voltage Regulator
- DC Characteristics
- AC Characteristics
- Timing Considerations
- Clock Considerations
- HALT/RESET Logic

#### **VOLTAGE REGULATOR**

All internal logic of the 8X305 is powered by an on-chip voltage regulator that requires an external series-pass transistor. Electrical specifications for the off-chip power transistor and a typical hook-up are shown in the accompanying diagram. To minimize lead inductance, the transistor should be as close as possible to the 8X305 package and the emitter should be ac-grounded via a 0.1 microfarad ceramic capacitor.



8X305

#### DC CHARACTERISTICS (Commercial Part) 4.75V $\leq V_{CC} \leq 5.25V$ , 0°C $\leq T_A \leq 70$ °C

#### ABSOLUTE MAXIMUM RATINGS

Storage Temperature (T<sub>STG</sub>) ratings are from -65 to +150 °C

	PIN	DESCR	IPTION	RATING	UNIT		PIN		DESCR	IPTION	RATING	UNIT	
v x	сс 1, Х2	Supply vo Crystal in	ltage out voltage	+ 7.0 2.0	v v	All d	other pi	ns La	ogic inpu	t voltage	5.5	V	
							LIMITS	· · · · · · · · · · · · · · · · · · ·	Τ				
PARAMETER		TER	TES				Тур	Max		COMMENTS			
V <sub>CC</sub> Supply voltage					4.75	5.0	5.25	V					
VIH	, High level <sup>IH</sup> input voltage				0.6 2.0		2.0 5.5	v	X1 and X2 All other	2 pins			
VIL	Low level input volt	tage						0.4 0.8	v	X1 and X2 All other	2 pins		
v <sub>он</sub>	High leve output vo	l oltage	V <sub>CC</sub> =	min; I <sub>OH</sub> = - 3mA	4	2.4			v				
V <sub>ol</sub>	Low level output vo	oltage	V <sub>CC</sub> =	= min; I <sub>OL</sub> = 6mA = min; I <sub>OL</sub> = 16mA				0.55 0.55	v	A <sub>0</sub> throug All other	ih A <sub>12</sub> outputs		
V <sub>CR</sub>	Regulato	r voltage	$V_{CC} = 5V$				3.1 2.9		V	T <sub>A</sub> = 0°C T <sub>A</sub> = 70°C	;		
V <sub>IC</sub>	Input clar	mp voltage	e $V_{CC} = min; I_{IN} = -10mA$		۹			- 1.5	5 V	Crystal inputs X1 and X2 do not have internal clamp diodes		o not	
I <sub>н</sub>	High leve input cur	el rent	V <sub>CC</sub> = m	$\begin{array}{ll} \text{hax} & V_{1H}=0.\\ V_{1H}=4. \end{array}$	6V 5V			4.0 50	mA μA	X1 and X All other	2 pins		
I	Low-level input cur	rent	V <sub>cc</sub>	= max; V <sub>}∟</sub> = 0.4V				- 3 - 0.2 - 1.6 - 0.4	mA	X1 and X IV0-IV7 I0-I15 HALT and	2 TRESET		
los	Short circ output cu	cuit urrent	V <sub>CC</sub> = max; more than conn	(Note: At any tir one output shou ected to ground.)	ne, no Ild be	- 30		- 140	) mA	All outpu	All output pins		
Icc	Supply c	urrent		V <sub>CC</sub> = max				180 195	mA	T <sub>A</sub> = 70°C T <sub>A</sub> = 0°C	;		
I <sub>REG</sub>	Regulato	r control		V <sub>CC</sub> = 5.0V		- 10		- 25	mA	Max avai series-pa	lable base drive fo ss transistor	or	
I <sub>CR</sub>	Regulato	r current		V <sub>CC</sub> = max				200 230	mA	$T_A = 70 °C$ $T_A = 0 °C$	;		

Notes:

1. Operating temperature ranges are guaranteed after thermal equilibrium has been reached.

2. All voltages measured with respect to ground terminal.

#### AC CHARACTERISTICS (Commercial Part) CONDITIONS: $4.75V \le V_{CC} \le 5.25V$ ; $0^{\circ}C \le T_A \le 70^{\circ}C$ LOADING: (See test circuits)

	PARAMETER (Note 1)	LIMIT	LIMITS (INSTRUCTION CYCLE TIME = 200ns)			(INSTRIE TIME >	JCTION 200ns)	UNITS	COMMENTS
		Min	Тур	Max	Min	Тур	Max	1	
T <sub>PC</sub>	Processor cycle time	200			200			ns	
T <sub>CP</sub>	X1 clock period	100		1	100		1	ns	·····
т <sub>сн</sub>	X1 clock high time	50	·		50		1	ns	
T <sub>CL</sub>	X1 clock low time	50		1	50			ns	
TMCL	MCLK low delay	15		40	15		40	ns	•
T <sub>W</sub>	MCLK pulse width	40		60	T <sub>4Q</sub> - 10		T <sub>4Q</sub> + 10	ns	Note 2
T <sub>MODO</sub>	Output driver turn on time MCLK falling edge	125		145	$T_{1Q} + T_{2Q} + 25$		$T_{1Q} + T_{2Q} + 45$	ns	Note 9

#### AC CHARACTERISTICS (Commercial Part) CONDITIONS: 4.75V ≤ V<sub>CC</sub> ≤ 5.25V; 0 °C ≤ T<sub>A</sub> ≤ 70 °C LOADING: (Continued) (See test circuits)

	PARAMETER (Note 1)	LIMITS	6 (INSTRU E TIME =	CTION 200ns)	LIMITS	(INSTRU TIME >	CTION 200ns)	UNITS	COMMENTS
		Min	Тур	Max	Min	Тур	Max		
T <sub>DI</sub>	Output driver turn-on time (SC/WC rising edge)	20			20			ns	Note 10
T <sub>DD</sub>	Input data to output data	85		105	85		105	ns	
T <sub>MHS</sub>	MCLK falling edge to HALT falling edge			30			T <sub>1Q</sub> - 20	ns	Note 2
Т <sub>мнн</sub>	HALT hold time (MCLK falling edge)	65			T <sub>1Q</sub> + 15			ns	Note 2
TACC	Program storage access time	_		60				ns	
T <sub>IO</sub>	I/O port output enable time (LR/RB to valide IV data input)			30				ns	
T <sub>MAS</sub>	MCLK falling edge to address stable			140			T <sub>1Q</sub> + T <sub>2Q</sub> + 40	ns	Notes 2, 3 & 4
TIA	Instruction to address			140			T <sub>2Q</sub> + 90	ns	Notes 2, 3 & 5
TIVA	Input data to address			85			85	ns	Notes 3 & 6
T <sub>MIS</sub>	MCLK falling edge to instruction stable			30			T <sub>1Q</sub> – 20	ns	Notes 2 & 10
Т <sub>мін</sub>	Instruction hold time (MCLK falling edge)	55			T <sub>1Q</sub> +5			ns	Notes 2 & 8
т <sub>мwн</sub>	MCLK falling edge to SC/WC rising edge	105		125	$T_{1Q} + T_{2Q} + 5$		$T_{1Q} + T_{2Q} + 25$	ns	Note 2
T <sub>MWL</sub>	MCLK falling edge to SC/WC falling edge	5		15	5		15	ns	
T <sub>MIBS</sub>	MCLK falling edge to LB/RB (Input phase)	10		25	10		25	ns	
T <sub>IIBS</sub>	Instruction to LB/RB (Input phase)			25			25	ns	
T <sub>MOBS</sub>	MCLK falling edge to LB/RB (Output phase)	115		145	T <sub>1Q</sub> + T <sub>2Q</sub> +15		T <sub>1Q</sub> + T <sub>2Q</sub> + 45	ns	Note 2
T <sub>MIDS</sub>	MCLK falling edge to input data stable			55			T <sub>1Q</sub> + T <sub>2Q</sub> - 45	ns	Note 2
T <sub>MIDH</sub>	Input data hold time (MCLK falling edge)	115			$T_{1Q} + T_{2Q} + 15$			ns	Note 2
T <sub>MODH</sub>	Output data hold time (MCLK falling edge)	11			11			ns	
TMODS	Output data stable (MCLK falling edge)	130		150	$T_{1Q} + T_{2Q} + 30$		$T_{1Q} + T_{2Q} + 50$	ns	Note 2

NOTES:

1. X1 and X2 inputs are driven by an external pulse generator with an amplitude of 1.5 volts; all timing parameters are measured at this voltage level.

2. Respectively,  $T_{1Q}$ ,  $T_{2Q}$ ,  $T_{2Q}$ , and  $T_{4Q}$  represent time intervals for the first, second, third, and fourth quarter cycles. 3. Capacitive loading for the address bus is 150 picofarads.

4. T<sub>MAS</sub> is obtained by forcing a valid instruction and an I/O bus input to occur earlier than the specified minimum set up time.

5.  $T_{IA}$  is obtained by forcing a valid instruction input to occur earlier than the minimum set up time.

6.  $T_{IVA}$  is obtained by forcing a valid I/O bus input to meet the minium set up time.

7. TMIS represents the setup time required by Internal latches of the 8X305. In system applications, the instruction input may have to be valid before the worst-case set up time in TMIS represents the security time required by internal active of the security of the system to respond with a valid I/O bus input that meets the I/O bus input set up time (T<sub>IDS</sub> and T<sub>MIDS</sub>).

8. T<sub>MIH</sub> represents the hold time required by internal latches of the 8X305. To generate proper LB/RB signals, the instruction must be held valid until the address bus changes. 9. The minimum figure for these parameters represents the earliest time that I/O bus output drivers of the 8X305 will turn on.

10. This parameter represents the latest time that the output drivers of the input device should be turned off.

## **Signetics**

## 8X305

## 8X305

#### **TEST CIRCUITS**



## ABSOLUTE MAXIMUM RATINGS Storage Temperature ( $T_{STG}$ ) ratings are from -65 to +150 °C

PIN	DESCRIPTION	RATING	UNIT	PIN	DESCRIPTION	RATING	UNIT
V <sub>CC</sub> X1, X2	Supply voltage Crystal input voltage	+ 7.0 2.0	V V	All other pins	Logic input pins	5.5	V

#### DC CHARACTERISTICS (Military Part) 4.5V $\leq$ V<sub>CC</sub> $\leq$ 5.5V, -55°C $\leq$ T<sub>C</sub> $\leq$ + 125°C

	DARAMETER	TEST CONDITIONS		LIMITS		LINIT	COMMENTS
	PARAMEIER	TEST CONDITIONS	Min	Тур	Max	UNIT	COMMENTS
V <sub>cc</sub>	Supply voltage		4.5	5.0	5.5	٧	
V <sub>iH</sub>	High level input voltage		0.6 2.0		2.0	v	X1 and X2 All other pins
V <sub>IL</sub>	Low level input voltage				0.4 0.8	v	X1 and X2 All other pins
V <sub>OH</sub>	High level output voltage	$V_{CC} = min; I_{OH} = -3mA$	2.4			V	
V <sub>OL</sub>	Low level output voltage	$V_{CC} = min; I_{OL} = 6mA$ $V_{CC} = min; I_{OL} = 16mA$			0.55 0.55	v	A <sub>0</sub> through A <sub>12</sub> All other outputs
V <sub>CR</sub>	Regulator voltage	$V_{CC} = 5V$		3.5 3.1 2.6		v	$T_{C} = -55^{\circ}C$ $T_{C} = 0^{\circ}C$ $T_{C} = 125^{\circ}C$
V <sub>IC</sub>	Input clamp voltage	V <sub>CC</sub> = min; I <sub>IN</sub> = - 10mA			- 1.5	v	Crystal inputs X1 and X2 do not have internal clamp diodes.
I <sub>IH</sub>	High level input current	$V_{CC} = \max \qquad \begin{array}{c} V_{IH} = 0.6V \\ V_{IH} = 4.5V \end{array}$			4.0 50	mA μA	X1 and X2 All other pins
I <sub>IL</sub>	Low-level input current	V <sub>CC</sub> = max; V <sub>IL</sub> = 0.4V			- 3 - 0.3 - 1.6 - 0.4	mA	X1 and X2 IV0-IV7 I0-I15 HALT and RESET
l <sub>os</sub>	Short circuit output current	V <sub>CC</sub> = max; (Note: At any time, no more than one output should be connected to ground.)	- 30		- 140	mA	All output pins
I <sub>CC</sub>	Supply current	V <sub>CC</sub> = max			175 205	mΑ	$T_{C} = 125 °C$ $T_{C} = -55 °C$
I <sub>REG</sub>	Regulator control	V <sub>CC</sub> = 5.0V	- 10		- 25	mA	Max available base drive for series-pass transistor
I <sub>CR</sub>	Regulator current	V <sub>CC</sub> = max			180 260	mA	$T_{C} = 125 °C$ $T_{C} = -55 °C$

NOTES:

1. Operating temperature ranges are guaranteed after thermal equilibrium has been reached.

2. All voltages measured with respect to ground terminal.

## 8X305

#### AC CHARACTERISTICS (Military Part) CONDITIONS: $4.5V \le V_{CC} \le 5.5V$ ; $-55^{\circ}C \le T_{C} \le 125^{\circ}C$ LOADING: (See test circuits)

<u> </u>	PARAMETER (Note 1)	LIMIT	S (INSTRU E TIME =	JCTION 250ns)	LIMITS	(INSTRU TIME >	JCTION 250ns)	UNITS	COMMENTS
		Min	Тур	Max	Min	Тур	Max	1	
T <sub>PC</sub>	Processor cycle time	250			250			ns	
Т <sub>СР</sub>	X1 clock period	125			125			ns	
Тсн	X1 clock high time	62			62		1	ns	
T <sub>CL</sub>	X1 clock low time	62			62			ns	
T <sub>MCL</sub>	MCLK low delay	15		40	15		40	ns	
Tw	MCLK pulse width	47		72	T <sub>4Q</sub> – 15		T <sub>4Q</sub> + 10	ns	Note 2
T <sub>MODO</sub>	Output driver turn-on time (MCLK falling edge)	145		175	$T_{1Q} + T_{2Q} + 20$		T <sub>1Q</sub> + T <sub>2Q</sub> + 50	ns	Note 9
T <sub>DI</sub>	Output driver turn-on time (SC/WC rising edge)	20			20			ns	Note 10
T <sub>DD</sub>	Input data to output data	80		115	80		115	ns	
Т <sub>мнs</sub>	MCLK falling edge to HALT falling edge			40			T <sub>1Q</sub> – 22	ns	Note 2
т <sub>мнн</sub>	HALT hold time (MCLK falling edge)	80			T <sub>1Q</sub> + 18			ns	Note 2
TACC	Program storage access time			90				ns	
T <sub>IO</sub>	I/O port output enable time (LB/RB to valid IV data input)			40				ns	
T <sub>MAS</sub>	MCLK falling edge to address stable			160			T <sub>1Q</sub> + T <sub>2Q</sub> + 35	ns	Notes 2, 3 & 4
TIA	Instruction to address		1	160			T <sub>2Q</sub> + 98	ns	Notes 2, 3 & 5
TIVA	Input data to address			90			90	ns	Notes 3 & 6
T <sub>MIS</sub>	MCLK falling edge to instruction stable			40			T <sub>1Q</sub> - 22	ns	Notes 2 & 10
т <sub>мін</sub>	Instruction hold time (MCLK falling edge)	70			T <sub>1Q</sub> +8			ns	Notes 2 & 8
Т <sub>мwн</sub>	MCLK falling edge to SC/WC rising edge	127		154	$T_{1Q} + T_{2Q} + 2$		T <sub>1Q</sub> + T <sub>2Q</sub> + 29	ns	Note 2
T <sub>MWL</sub>	MCLK falling edge to SC/WC falling edge	5		25	5		25	ns	
T <sub>MIBS</sub>	MCLK falling edge to LB/RB (Input phase)	10		35	10		35	ns	
T <sub>IIBS</sub>	Instruction to LB/RB (Input phase)			30			30	ns	
T <sub>MOBS</sub>	MCLK falling edge to LB/RB (Output phase)	140		170	$T_{1Q} + T_{2Q} + 15$		T <sub>1Q</sub> + T <sub>2Q</sub> + 45	ns	Note 2
T <sub>MIDS</sub>	MCLK faling edge to input data stable			75			T <sub>1Q</sub> + T <sub>2Q</sub> - 50	ns	Note 2
T <sub>MIDH</sub>	Input data hold time (MCLK falling edge)	140			$T_{1Q} + T_{2Q} + 15$			ns	Note 2
T <sub>MODH</sub>	Output data hold time (MCLK falling edge)	11			11			ns	
TMODS	Output data stable (MCLK falling edge)	150		180	$T_{1Q} + T_{2Q} + 25$		T <sub>1Q</sub> + T <sub>2Q</sub> + 55	ns	Note 2

NOTES:

1. X1 and X2 inputs are driven by an external pulse generator with an amplitude of 1.5 volts; all timing parameters are measured at this voltage level.

2. Respectively,  $T_{10}$ ,  $T_{20}$ ,  $T_{30}$ , and  $T_{40}$  represent time intervals for the first, second, third, and fourth quarter cycles. 3. Capacitive loading for the address bus is 150 picofarads.

TMAS is obtained by forcing a valid instruction and an I/O bus input to occur earlier than the specified minimum set up time-4.

5.  $T_{IA}$  is obtained by forcing a valid instruction input to occur earlier than the minimum set up time.

6. TIVA is obtained by forcing a valid I/O bus input to meet the minium set up time.

7. TMIS represents the setup time required by internal latches of the 8X305. In system applications, the instruction input may have to be valid before the worst-case set up time in order for the system to respond with a valid I/O bus input that meets the I/O bus input set up time (T<sub>IDS</sub> and T<sub>MIDS</sub>).

8. TMIH represents the hold time required by internal latches of the 8X305. To generate proper LB/RB signals, the instruction must be held valid until the address bus changes. 9. The minimum figure for these parameters represents the earliest time that I/O bus output drivers of the 8X305 will turn on.

10. This parameter represents the latest time that the output drivers of the input device should be turned off.



#### **TIMING CONSIDERATIONS (Commercial Part)**

As shown in the AC CHARACTERISTICS table for the commercial part, the minimum instruction cycle time is 200 nanoseconds; whereas, the maximum is determined by the on-chip oscillator frequency and can be any value the user chooses. With an instruction cycle time of 200 nanoseconds, the part can be characterized in terms of absolute values: these are shown in the first "LIMITS" column of the table. When the instruction cycle time is greater than 200 nanoseconds, certain parameters are cycle-time dependent; thus, these parameters are specified in terms of the four quarter cycles ( $T_{1Q}$ ,  $T_{2Q}$ ,  $T_{3Q}$ , and  $T_{4Q}$ ) that make up one instruction cycle — see 8X305 TIM-ING DIAGRAM. As the time interval for each instruction cycle increases (becomes greater than 200 nanoseconds), the delay for all parameters that are cycle-time dependent is likewise increased. In some cases, these delays have a significant impact on timing relationships and other areas of systems design; subsequent paragraphs describe these timing parameters and reliable methods of calculation.

Timing parameters for the 8X305 are normally measured with reference to MCLK.

System determinants for the instruction cycle time are:

- Propagation delays within the 8X305
- Access time of Program Storage
- Enable time of the I/O port

Normally, the instruction cycle time is constrained by one or more of the following conditions:

- Condition 1 Instruction or MCLK to  $\overrightarrow{\text{LB/RB}}$  (input phase) plus I/O port access time (TIO)  $\leq$  $\overrightarrow{\text{IV}}$  data set up time (Figure 5a).
- Condition 2 Program storage access time (TACC) plus instruction to LB/RB (input phase) plus I/O port access time (TIO) plus IV data (input phase) to address ≤ instruction cycle time (Figure 5b).
- Condition 3 Program storage access time plus instruction to address ≤ instruction cycle time (Figure 5c).



Figure 5. Constraints of 8X305 Instruction Cycle Time

## 8X305

#### 8X305 TIMING DIAGRAM



From condition #1 and with an instruction cycle time of 200ns, the I/O port access time (TIO) can be calculated as follows:

 $\begin{array}{l} {\sf TMIBS+TIO} \leq {\sf TMIDS} \\ {\sf transposing, TIO} \leq {\sf TMIDS} = {\sf TMIBS} \\ {\sf substituting, TIO} \leq {\sf 55ns} - {\sf 25ns} \\ {\sf result, TIO} \leq {\sf 30ns} \end{array}$ 

Using 30ns for TIO, the constraint imposed by condition #1 can also be used to calculate the minimum cycle time:

 $\mathsf{TMIBS} + \mathsf{TIO} \leq \mathsf{TMIDS}$ 

thus,  $25ns + 30ns \le T_{1Q} + T_{2Q} - 45$ 

 $25ns + 30ns \le 1/2$  cycle - 45 therefore, the worst-case instruction cycle time is 200ns. With subject parameters referenced to X1, the same calculations are valid:

 $TIBS + TIO + TIDS \le 1/2$  cycle

thus,  $45ns + 30ns + 25ns \le 1/2$  cycle therefore, the worst-case instruction cycle time is again 200ns. From condition #2 and with an instruction cycle time of 200ns, the program storage access time can be calculated:

 $TACC + TIIBS + TIO + TIVA \le 200ns$ transposing, TACC  $\le 200ns - TIIBS - TIO - TIVA$ substituting, TACC  $\le 200ns - 25ns - 30ns - 85ns$ 

thus, TACC  $\leq$  60ns hence, for an instruction cycle time of 200ns, a program storage access time of 60ns is implied. The constraint imposed by condition #3 can be used to verify the maximum program storage access time:

 $\label{eq:tilde} \begin{array}{l} \text{TIA} + \text{TACC} \ \leq \ \text{Instruction Cycle} \\ \text{thus}, \ \text{TACC} \leq \ \text{200ns} - 140\text{ns} \end{array}$ 

and, TACC  $\leq$  60ns, confirming that a program storage access time of 60ns is satisfactory.

For an instruction cycle time of 200ns and a program storage access time of 60ns (Condition #2/Figure 5b), the instruction should be valid at the falling edge of MCLK. This relationship can be derived by the following equation:

> 200ns - TMAS - TACC = 200ns - 140ns - 60ns = 0ns

It is important to note that, during the input phase, the beginning of a valid LB/RB signal is determined by either the instruction to LB/RB delay (TIIBS) or the delay from the falling edge of MCLK to LB/RB (TMIBS). Assuming the instruction is valid at the falling edge of MCLK and adding the instruction-to- $\overline{LB}/\overline{RB}$  delay (TIIBS = 25ns), the LB/RB signal will be valid 25ns after the falling edge of MCLK. With a fast program storage memory and with a valid instruction before the falling edge of MCLK - the LB/RB signal will, due to the TMIBS delay, still be valid 25ns after the falling edge of MCLK. Using a worst-case instruction cycle time of 200ns, the user cannot gain a speed advantage by selecting a memory with faster access time. Under the same conditions, a speed advantage cannot be obtained by using an I/O port with fast access time (TIO) because the address bus will be stable

55ns (TAS) after the beginning of the third quarter cycle - no matter how early the  $\overline{IV}$  data input is valid.

#### CLOCK CONSIDERATIONS

The on-chip oscillator and timing-generation circuits of the 8X305 can be controlled by any one of the following methods:

Capacitor — if timing is not critical

Crystal — if precise timing is required

External Drive — if application requires that the 8X305 be driven from a system clock

**Capacitor Timing.** A non-polarized ceramic or mica capacitor with a working voltage equal to or greater than 25 volts is recommended. The lead lengths of capacitor should be approximately the same and as short as possible; also, the timing circuits should not be in close proximity to external sources of noise. For various capacitor  $(C_x)$  values, the cycle time can be approximated as:

C <sub>X</sub> (in pF)	APPROXIMATE CYCLE TIME
100	300ns
200	500ns
500	1.1µs
1000	2.0µs

**Crystal Timing.** When a crystal is used, the on-chip oscillator operates at the resonant frequency  $(f_0)$  of the crystal; the series-resonant quartz crystal connects to the 8X305 via pins 10 (X1) and 11 (X2). The lead lengths of the crystal should be approximately equal and as short as possible; also, the timing circuits should not be in close proximity to external sources of noise. The crystal should be hermetically sealed (HC type can) and have the following electrical characteristics:

Type — Fundamental mode, series resonant Impedance at Fundamental — 35 ohms maximum Impedance at Harmonics and Spurs — 50 ohms minimum

The resonant frequency ( $f_o$ ) of the crystal is related to the desired cycle time (T) by the equation:  $f_o = 2/T$ ; thus, for a cycle time of 200 nanoseconds,  $f_o = 10MHz$ .

#### HALT Logic

The HALT signal is sampled via internal chip logic at the end of the first internal quarter of each instruction cycle. If, when sampled, the HALT signal is active-low, a halt is immediately executed and the current instruction cycle is terminated; however, the halt cycle does not inhibit MCLK nor does it affect any internal registers of the 8X305. As long as the HALT line is active-low, the SC and WC lines are low (inactive), the Left Bank (LB)/Right Bank (RB) signals are high (inactive), and the IV bus remains in the three-state mode of operation. Normal operation resumes at the next cycle in which HALT is high when sampled — see HALT TIMING DIAGRAM.



## 8X305

#### HALT TIMING DIAGRAM



The HALT signal can switch from High to Low at any time during this intervat.
The HALT signal can switch from Low to High at any time during this interval.

 $\label{eq:THH} T_{\text{HH}} \mbox{-hold time from X1 to HALT (independent of instruction cycle time)} \\ T_{\text{HHS}} \mbox{--set-up time from MCLK to HALT (dependent upon instruction cycle time)} \\ T_{\text{HH}} \mbox{--hold time from MCLK to HALT (dependent upon instruction cycle time)}$ 

Timing Descriptions:  $T_{HS}-\text{set-up time from }\overline{\text{HALT}}$  to X1 (independent of instruction cycle time)



Figure 7. Timing Relationships of 8X305 I/O Signals

8X305

**Using an External Clock.** The 8X305 can be synchronized with an external clock by simply connecting appropriate drive circuits to the X1/X2 inputs. Figure 8 shows how the on-chip oscillator can be driven from the complementary outputs of a pulse generator. In applications where the MicroController must be driven from a master clock, the X1/X2 lines can be interfaced to TTL logic as shown in Figure 9.



Figure 8. Clocking with a Pulse Generator





#### RESET Logic

RESET (pin 43) can be driven from a high (inactive) state to a low (active) state at any time with respect to the system clock, that is, the reset function is asynchronous. To ensure proper operation, RESET must be held low (active) for one full instruction time. When the line is driven from a high state to an active-low state, several events occur — the precise instant of occurrence is basically a function of the propagation delay for that particular event. As shown in the RESET TIMING DIAGRAM, these events are:

- The Program Counter and Address Register are set to address zero and remain in that state as long as the RESET line is low. Other than PC and AR, RESET does not affect other internal registers.
- The input/output (IV) bus goes three-state and remains in that condition as long as the RESET line is low.
- The Select Command and Write Command signals are driven low and remain low as long as the RESET line is low.
- The Left Bank/Right Bank (LB/RB) signals are forced high asynchronously for the period in which the RESET line is low.

During the time <u>RESET</u> is active-low, MCLK is inhibited; moreover, if the <u>RESET</u> line is driven low during the last two quarter cycles, MCLK may be shortened for that particular machine cycle. When <u>RESET</u> line is driven high (inactive)—one quarter to one full instruction cycle later, MCLK appears just before normal operation is resumed. The <u>RESET/MCLK</u> relationship is clearly shown by "B" in the timing diagram. As long as the <u>RESET</u> line is activelow, the <u>HALT</u> signal (described next) is not sampled by internal logic of the 8X305.



#### RESET TIMING DIAGRAM



a subsidiary of U.S. Philips Corporation

Signetics Corporation 811 East Arques Avenue PO. Box 409 Sunny vale, California 94086 Telephone 408/739-7700

.