

IIA is a trademark of Sierra Semiconductor.

Rev 1.0 **4-49**

SC18052

PIN DESCRIP	PIN DESCRIPTIONS					
PIN NAME	PIN NUMBER	DESCRIPTION				
A ₀ -A ₁₉	12-5, 27-26, 23, 25, 4, 28-29, 3-2, 30-31, 1	Address inputs.				
D ₀ -D ₇	13–15, 17–21	Data outputs.				
CP1, CP2	22, 24	Control pins.				
V _{CC}	32	+5V supply.				
V _{SS}	16	Ground.				

CONNECTION DIAGRAM

A19 🗌

A15 🗌

A12

A6 🗆 6

A5 🗆 7

v_{ss} 🗆 16

1 A16

2

3

4 A7 🗆

5

CAPACITANCE	T _A = 25°C, f = 1.0MHz

32	□ vcc	SYMBOL	PARAMETER	TEST CONDITIONS	ТҮР	мах
31	A18	C _{IN}	Input capacitance	$V_{IN} = 0V$	5	5
30 29	A17	C _{OUT}	Output capacitance	$V_{IN} = 0V$	7	8
28	□ ^₁4 □ A ₁₃					
27	⊐ A ₈	TRUTH TAI	BLE			

TRUTH TABLE

22 CP1 21 🗋 D7 20 🗖 D₆ 19 🗋 D₅ 18 🗍 D4 D D3

17

(For simplicity, all control functions in the truth table are defined as active high.)

UNIT

pF

pF

CP1 = CE/OE	CP2 = CE/OE	OUTPUTS	POWER
CE/OE active	CE/OE active	Data out	I _{CC}
CE inactive	x	High Z	I _{SB}
OE inactive	CE active	High Z	I _{CC}
х	CE inactive	High Z	I _{SB}
CE active	OE inactive	High Z	I _{CC}

ABSOLUTE MAXIMUM RATINGS

PDIP

SC18052CN 24

Ambient Temperature Under Bias – T _A	-55°C to +125°C
Storage Temperature	-65°C to +150°C
Operating Temperature	+125°C
nput or Output Voltages	-0.3 to V _{CC} +0.3V
Maximum V _{DD}	-0.3V to 7V
Maximum Power	500mW

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those listed in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTE:

4-50

.

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
V _{OL}	Output LOW voltage	3.2mA I _{OL}		0.4	v
V _{OH}	Output HIGH voltage	-1.0mA I _{OH}	2.4		v
VIL	Input LOW voltage		-0.3	0.8	v
V _{IH}	Input HIGH voltage		2.2	V _{CC} +0.3	v
I _{LI}	Input leakage current	$V_{IN} = 0V V_{CC}$	-10	10	μA
ILO	Output leakage current	$V_0 = 0V$ to $V_{CC'}$ outputs deselected	-10	10	μA
I _{CC1}	Power supply current – active	$I_0 = 0$, TR = t _{CYC} , duty = 100% V ₁ = 0.8V or 2.2V		40	mA
I _{CC2}	Power supply current – active	$I_0 = 0$, TR = t _{CYC} , duty = 100% V ₁ = GND or V _{CC}		35	mA
ISB	Power supply current - standby	Chip in standby mode, $V_I = GND$ to V_{CC}		150	μA

AC TIMING DIAGRAMS

SYMBOL PARAMETER		MIN	MAX	UNIT
t _{AA}	Address access time		200	ns
t _{OH}	Output hold time	0		ns

ADDRESS TO OUTPUT DELAY (OUTPUT ENABLED/AND CHIP ENABLE)

SYMBOL	PARAMETER	MIN	MAX	UNIT
t _{OE}	Output enable access		80	ns
t _{OEO}	Disable time from Output Enable	0	70	ns



CHIP ENABLE TO OUTPUT DELAY (ADDRESS VALID/OUTPUT ENABLED)

VALID

tACE

Figure 4.

Hi-Z

SYMBOL	PARAMETER	MIN	MAX	UNIT	CHIPI
t _{CEO}	Disable time fromChip Enable	0	70	ns	ENABLE
t _{ACE}	Chip enable access time		200	ns	DATA OUTPUTS





AC TEST CONDITIONS OUTPUT REFERENCE LEVELS: LOW 0.8V HIGH 2.0V INPUT LEVEL: 0.6V AND 2.4V

Figure 6. Test Load

t_{CEO}

VALID

4-51

SC18052