# SIEMENS

# Microcomputer Components

SAB 80C166/83C166 16-Bit CMOS Single-Chip Microcontrollers for Embedded Control Applications

## Data Sheet 3.90

	166/83C166 History:	Original Version 3.90	
Previous	Releases:	_	
Page Subjects (		hanges since last revision)	

Note: Signals signified by a "#" are negated signals ( $\overline{WR} = WR$ #)

## Published by Siemens AG, Bereich Halbleiter, Marketing-Kommunikation, Balanstraße 73, W-8000 München 80.

© Siemens AG 1992. All Rights Reserved.

As far as patents or other rights of third parties are concerned, liability is only assumed for components per se, not for applications, processes and circuits implemented within components or assemblies.

The information describes the type of component and shall not be considered as assured characteristics. Terms of delivery and rights to change design reserved.

For questions on technology, delivery and prices please contact the Offices of Semiconductor Group in Germany or the Siemens Companies and Representatives worldwide (see address list).

Due to technical requirements components may contain dangerous substances. For information on the type in question please contact your nearest Siemens Office, Semiconductor Group. Siemens AG is an approved CECC manufacturer.

# SIEMENS

## SAB 80C166/83C166 High-Performance 16-Bit CMOS Single-Chip Microcontrollers for Embedded Control Applications

## Advance Information


#### SAB 83C166 –3S 16-bit Microcontroller with 8K Mask-Programmable ROM SAB 80C166 –S 16-bit Microcontroller for External Program Memory

- High Performance 16-bit CPU with 4-Stage Pipeline
- 100 ns Instruction Cycle Time at 20 MHz CPU clock
- 500 ns Multiplication (16-16 bits), 1µs Division ( 32-/16 bit)
- Enhanced Boolean Bit Manipulation Facilities
- Register-Based Design with Multiple Variable Register Banks
- Single-Cycle Context Switching Support
- 256 Kbytes Linear Address Space for Code and Data
- 1 Kbyte On-Chip RAM
- 8 Kbytes On-Chip ROM (for the SAB 83C166; only)
- 512 bytes On-Chip Special Function Register Area
- 8-Channel Interrupt-Driven Single-Cycle Data Transfer Facilities via Peripheral Event Controller (PEC)

- 16-Priority-Level Interrupt System
- 10-Channel 10-bit A/D Converter with 9.75 μs Conversion Time
- 16-Channel Capture/Compare Unit
- 2 Multi-Functional General Purpose Timer Units
- 2 Serial Channels (USARTs)
- Programmable Watchdog Timer
- 76 General Purpose I/O Lines
- Temperature Range: 0 to 70 °C (in preparation:
  - 40 to 85 °C, 40 to 110 °C)
- 1.2 micron Siemens Low-Power CMOS Process
- Complete Set of Development Tools 'C'-Compiler, Macro Assembler, Linker, Locater, Librarian, Simulator, Emulator, Evaluation Board
- 100 Pin Plastic Quad Flat Pack (PQFP) Package


### Introduction

The SAB 80C166 and the SAB 83C166 are the first representatives of the new Siemens SAB 80C166 family of full featured single-chip CMOS microcontrollers. They combine high CPU performance (up to 10 million instructions per second) with high peripheral functionality.



#### **Ordering Information**

Туре	Ordering code	Package	Function
SAB 83C166-3S	Q67120-C552	P-QFP-100	16-bit microcontroller with 8K mask-programmable ROM
SAB 80C166-S	Q67120-C493	P-QFP-100	16-bit microcontroller for external program memory



## Pin Definitions and Functions

Symbol	Pin Number	Input (I) Output (O)	Function			
P4.0 – P4.1	1,2	I/O	Port 4 is a 2-bit bidirectional I/O port. It is bit-wise programmable for input or output via a direction bit. For a pin configured as input, the output driver is put into high-impedance state. In case of an external bus configuration, Port 4 is used for output of the two segment address lines supposed that segmentation is enabled:			
	1 2	0	P4.0 A16 Lower segment address line P4.1 A17 Higher segment address line			
XTAL1	5	1	XTAL1: Input to the oscillator amplifier and input to the			
XTAL2	4	0	internal clock generator XTAL2: Output of the oscillator amplifier circuits. To drive the device from an external source, XTAL1 should be driven while XTAL2 is left unconnected. Minimum and maximum high/low and rise/fall times specified in the AC Characteristics must be observed.			
EBC0 EBC1	9 8		External Bus Configuration selection inputs. These pins are sampled during reset and select either the single chip mode or one of the three external bus configurations, as follows:EBC1EBC0Mode Bus Configuration00Single Chip Mode0116-'18-bit addresses, 8-bit data, multiplexed bus10.16-'18-bit addresses, 16-bit data, multiplexed bus1116- 18-bit addresses, 16-bit data, non-multiplexed bus			
RSTIN#	12	-	Reset Input with Schmitt-Trigger characteristics. A low level at this pin for a specified duration while the oscillator is running resets the SAB 80C166 83C166. An internal pullup resistor permits power-on reset using only a capacitor connected to $V_{\rm SS}$ .			
RSTOUT#	13	0	Internal Reset Indication Output. This pin is set to a low level when the part is executing either a hardware-, a software- or a watchdog timer reset. RSTOUT# remains low until the EINIT (end of initialization) instruction is executed.			
NMI#	14	1	Non-Maskable Interrupt Input. A high to low transition at this pin causes the CPU to vector to the NMI trap routine. When the PWRDN (power down) instruction is executed, the NMI# pin must be low in order to force the SAB 80C166 83C166 to go into power down mode. If NMI# is high when PWRDN is executed, the part will continue to run in normal mode.			

Symbol	Pin Number	Input (I) Output (O)	Function
ALE	10	0	Address latch enable output. Can be used for latching the address into external memory or an address latch in the multiplexed bus modes.
RD#	11	0	External memory read control signal. RD# is activated for every external instruction or data read access.
P1.0 – P1.15	15 – 22 25 – 32	1/O 1/O	Port 1 is a 16-bit bidirectional I/O port It is bit-wise pro- grammable for input or output via a direction bit. For a pin configured as input, the output driver is put into high- impedance state. Port 1 is also used as the 16-bit address bus (A) in the non- multiplexed bus mode.
	15 – 22 25 – 32	0 0	16-bit address buş, non-multiplexed: P1.0 – P1.15 A0 – A15
P5.0 – P5.9	33 - 38 41 - 44	1	Port 5 is a 10-bit input port with Schmitt-Trigger characteristics. The pins of Port 5 are also used as the analog input channels for the A/D converter as listed below:
	33 34 35 36 37 38 41 42 43 44		P5.0AN0Analog input channel 0P5.1AN1Analog input channel 1P5.2AN2Analog input channel 2P5.3AN3Analog input channel 3P5.4AN4Analog input channel 4P5.5AN5Analog input channel 5P5.6AN6Analog input channel 6P5.7AN7Analog input channel 7P5.8AN8Analog input channel 8P5.9AN9Analog input channel 9
P2.0 – P2.15	47 – 62	I/O	Port 2 is a 16-bit bidirectional I/O port. It is bit-wise programmable for input or output via a direction bit. For a pin configured as input, the output driver is put into high- impedance state. The pins of Port 2 are also used as the capture inputs or compare outputs for the CAPCOM unit as listed in the following table:
	47 48 49 50 51	I/O I/O I/O I/O I/O	P2.0CC0IORegisterCC0capture input/compare outputP2.1CC1IORegisterCC1capture input/compare outputP2.2CC2IORegisterCC2capture input/compare outputP2.3CC3IORegisterCC3capture input/compare outputP2.4CC4IORegisterCC4capture input/compare output

## Pin Definitions and Functions (cont'd)

Symbol	Pin Number	Input (I) Output (O)	Function
P2.0 -	52	1/0	P2.5 CC5IO Register CC5 capture input/compare output
P2.15	53	1/0	P2.6 CC6IO Register CC6 capture input/compare output
(cont'd)	54	1/O	P2.7 CC7IO Register CC7 capture input/compare output
	55	1/0	P2.8 CC8IO Register CC8 capture input/compare output
	56	I/O	P2.9 CC9IO Register CC9 capture input/compare output
	57	1/O	P2.10 CC10IO Register CC10 capture input/compare output
	58	1/O	P2.11 CC11IO Register CC11 capture input/compare output
	59	1/0	P2.12 CC12IO Register CC12 capture input/compare output
	60	1/0	P2.13 CC13IO Register CC13 capture input/compare output
	61	1/0	P2.14 CC14IO Register CC14 capture input/compare output
	62	1/O	P2.15 CC15IO Register CC15 capture input/compare output
P3.0 –	65 – 77	I/O	Port 3 is a 16-bit bidirectional I/O port. It is bit-wise pro-
P3.15	80 - 82	I/O	grammable for input or output via a direction bit. For a pin
	1		configured as input, the output driver is put into high-
			impedance state.
			The pins of Port 3 are also used for various functions such
			as timer inputs and outputs and bus control signals. The
			alternate functions of the Port 3 pins are listed in the
			following:
	65		P3.0 T0IN Timer 0 count input
	66	0	P3.1 T6OUT Timer 6 toggle latch output
	67	1	P3.2 CAPIN CAPREL register capture input
	68	0	P3.3 T3OUT Timer 3 toggle latch output
	69		P3.4 T3EUD Timer 3 external up/down control input P3.5 T4IN Timer 4 count/gate/reload/capture input
	70 71		P3.5 T4IN Timer 4 count/gate/reload/capture input P3.6 T3IN Timer 3 count/gate input
	72		P3.7 T2IN Timer 2 count/gate/reload/capture input
	72	0	P3.8 TxD1 Serial Channel 1 clock output in
	73	0	synchronous mode; data output in
			asynchronous mode
	74	1/O	P3.9 RxD1 Serial Channel 1 data input/output in syn-
	1 7	"0	chronous mode; data input output in asynchronous
			mode
	75	0	P3.10 TxD0 Serial Channel 0 clock output in
		-	synchronous mode; data output in
			asynchronous mode
	76	I/O	P3.11 RxD0 Serial Channel 0 data input/output in syn-
			chronous mode; data input in asynchronous
			mode
	77	0	P3.12 BHE# Ext. memory high byte enable control signal
	80	0	P3.13 WR# Ext. memory write control signal
	81	1	P3.14 READY# Ready input
	82	0	P3.15 CLKOUT System clock output (oscillator frequency/2)

## Pin Definitions and Functions (cont'd)


## Pin Definitions and Functions (cont'd)

Symbol	Pin Number	Input (I) Output (O)	Function
P0.0 – P0.15	83 – 90 93 – 100	1/0 1/0	Port 0 is a 16-bit bidirectional I/O port. In case of the Single Chip Mode, Port 0 is bit-wise programmable for input or output via a direction bit. For a pin configured as input, the output driver is put into high-impedance state. In case of an external bus configuration, Port 0 serves as the address (A) and address/data (AD) bus in the multiplexed bus modes and as the data (D) bus in the non-multiplexed bus mode.
	83 - 90 93 - 100	1/O O	16-/18-bit addresses, 8-bit data, multiplexed bus: P0.0 – P0.7 AD0 – AD7 P0.8 – P0.15 A8 – A15
	83 – 90 93 – 100	1/O 1/O	16-/18-bit addresses, 16-bit data, multiplexed bus: P0.0 – P0.15 AD0 – AD15
	83 - 90 93 - 100	1/O 1/O	16- /18-bit addresses, 16-bit data, non-multiplexed bus: P0.0 – P0.15 D0 – D15
V <sub>CC</sub>	3, 23, 46, 64, 78, 92		Digital supply voltage: + 5 V during normal operation and idle mode ≥ 2.5 V during power down mode
V <sub>SS</sub>	6, 7, 24, 45, 63, 79, 91		Digital ground
VAREF	39		Reference voltage for the A/D converter
V <sub>AGND</sub>	40		Reference ground for the A/D converter

## **Functional Description**

The architecture of the SAB 80C166 combines advantages of both RISC and CISC processors and of advanced peripheral subsystems in a very well-balanced way. The following block diagram gives an overview of the different on-chip components and of the advanced, high bandwidth internal bus structure of the SAB 80C166.

Note: In this description, any reference to the SAB 80C166 also applies to the SAB 83C166 unless otherwise noted. All time specifications refer to a CPU clock of 20 MHz which means an oscillator frequency (f<sub>OSC</sub>) of 40 MHz.



#### Memory Organization

The memory space of the SAB 80C166 is configured in a Von Neumann architecture which means that code memory, data memory, registers and I/O ports are organized within the same linear address space which currently includes 256 Kbytes. Address space expansion to 16 Mbytes is provided for future versions. The entire memory space can be accessed bytewise or wordwise. Particular portions of the on-chip memory have additionally been made directly bit addressable.

The SAB 83C166 contains 8 Kbytes of a mask-programmable on-chip ROM for code or constant data.

A large dual port RAM of 1 Kbyte is contained on both the SAB 80C166 and the SAB 83C166. This internal RAM is provided as a storage for user defined variables, for the system stack, general purpose register banks and even for code. A register bank can consist of up to 16 wordwide (R0 to R15) and/or bytewide (RL0, RH0, ..., RL7, RH7) so called General Purpose Registers (GPRs).

512 bytes of the address space are reserved for the Special Function Register (SFR) area. SFRs are wordwide registers which are used for controlling and monitoring functions of the different on-chip units. 98 SFRs are currently implemented. Unused SFR addresses are reserved for future members of the SAB 80C166 family.

In order to meet the needs of designs where more memory is required than is provided on chip, up to 256 Kbytes of external RAM and or ROM can be connected to the microcontroller.

#### External Bus Controller

All of the external memory accesses are performed by a particular on-chip External Bus Controller (EBC). It can be programmed to either the Single Chip Mode when no external memory is required, or to one of three different external memory access modes, which are as follows:

- 16-/18-bit Addresses, 16-bit Data, Non-Multiplexed
- 16-/18-bit Addresses, 16-bit Data, Multiplexed
- 16-/18-bit Addresses, 8-bit Data, Multiplexed


In the non-multiplexed bus mode, Port 1 is used as an output for addresses and Port 0 is used as an input/output for data. In the multiplexed bus modes, just one of the two 16-bit ports, Port 0, is used as an input/output for both addresses and data.

Important timing characteristics of the external bus interface (Memory Cycle Time, Memory Tri-State Time and Read/write Delay) have been made programmable to allow the user the adaption of a wide range of different types of memories. Access to very slow memories is supported via a particular 'Ready' function. For applications which require less than 64 Kbytes of memory space, a non-segmented memory model can be selected. In this case, all memory locations can be addressed by 16 bits, and thus Port 4 is not needed as an output for the two most significant address bits (A17 and A16), as is the case when using the segmented memory model.

#### **Central Processing Unit (CPU)**

The main core of the CPU consists of a 4-stage instruction pipeline, a 16-bit arithmetic and logic unit (ALU) and dedicated SFRs. Additional hardware has been spent for a separate multiply and divide unit, a bit-mask generator and a barrel shifter.

Based on these hardware provisions, most of the SAB 80C166's instructions can be executed in just one machine cycle which requires 100 ns at 20 MHz CPU clock. For example, shift and rotate instructions are always processed during one machine cycle independent of the number of bits to be shifted. All multiple-cycle instructions have been optimized so that they can be executed very fast as well: A 32-/16 bit division in 1 $\mu$ s, a 16\*16 bit multiplication in 0.5  $\mu$ s, and branches in 200 ns. Another pipeline optimization, the so called 'Jump Cache', allows reducing the execution time of repeatedly performed jumps in a loop from 200ns to 100ns.



The CPU disposes of an actual register context consisting of up to 16 wordwide GPRs which are physically allocated within the on-chip RAM area. A Context Pointer (CP) register determines the base address of the active register bank to be accessed by the CPU at the time. The number of register banks is only restricted by the available internal RAM space. For easy parameter passing, register banks can also be organized overlappingly.

A system stack of up to 512 bytes is provided as a storage for temporary data. The system stack is allocated in the on-chip RAM area, and it is accessed by the CPU via the stack pointer (SP) register. Two separate SFRs, STKOV and STKUN, are implicitly compared against the stack pointer value upon each stack access for the detection of a stack overflow or underflow.

The high performance offered by the hardware implementation of the CPU can efficiently be utilized by a programmer via the highly functional SAB 80C166 instruction set which includes the following instruction classes:

- Arithmetic Instructions
- Logical Instructions
- Boolean Bit Manipulation Instructions
- Compare and Loop Control Instructions
- Shift and Rotate Instructions
- Prioritize Instruction
- Data Movement Instructions
- System Stack Instructions
- Jump and Call Instructions
- Return Instructions
- System Control Instructions
- Miscellaneous Instructions

The basic instruction length is either 2 or 4 bytes. Possible operand types are bits, bytes and words. A variety of direct, indirect or immediate addressing modes are provided to specify the required operands.

#### Interrupt System

With an interrupt response time within a range from just 250 ns to 500 ns (in case of internal program execution), the SAB 80C166 is capable of reacting very fast to the occurence of non-deterministic events.

The architecture of the SAB 80C166 supports several mechanisms for fast and flexible response to service requests that can be generated from various sources internal or external to the microcontroller. Any of these interrupt requests can be programmed to being serviced by the Interrupt Controller or by the Peripheral Event Controller (PEC).

In contrast to a standard interrupt service where the current program execution is suspended and a branch to the interrupt vector table is performed, just one cycle is 'stolen' from the current CPU activity to perform a PEC service. A PEC service implies a single byte or word data transfer between any two memory locations with an additional increment of either the PEC source or the destination pointer. An individual PEC transfer counter is implicitly decremented for each PEC service except when operating in the continuous transfer mode. When this counter reaches zero, a standard interrupt is performed to the corresponding sources related vector location. PEC services are very well suited, for example, for supporting the transmission or reception of blocks of data, or for transferring A/D converted results to a memory table. The SAB 80C166 has 8 PEC channels each of which offers such fast interrupt-driven data transfer capabilities.

A separate control register which contains an interrupt request flag, an interrupt enable flag and an interrupt priority bitfield exists for each of the possible interrupt sources. Via its related register, each source can be programmed to one of sixteen interrupt priority levels. Once having been accepted by the CPU, an interrupt service can only be interrupted by a higher prioritized service request. For the standard interrupt processing, each of the possible interrupt sources has a dedicated vector location.

Software interrupts are supported by means of the 'TRAP' instruction in combination with an individual trap (interrupt) number.

The following table shows all of the possible SAB 80C166 interrupt sources and the corresponding hardware-related interrupt flags, vectors, vector locations and trap (interrupt) numbers:

Source of Interrupt or PEC Service Request	Request Flag	Enable Flag	Interrupt Vector	Vector Location	Trap Number
CAPCOM Register 0	CCOIR	CC0IE	CCOINT	40h	10h
CAPCOM Register 1	CC1IR	CC1IE	CC1INT	44h	11h
CAPCOM Register 2	CC2IR	CC2IE	CC2INT	48h	12h
CAPCOM Register 3	CC3IR	CC3IE	CC3INT	4Ch	13h
CAPCOM Register 4	CC4IR	CC4IE	CC4INT	50h	14h
CAPCOM Register 5	CC5IR	CC5IE	CC5INT	54h	15h
CAPCOM Register 6	CC6IR	CC6IE	CC6INT	58h	16h
CAPCOM Register 7	CC7IR	CC7IE	CC7INT	5Ch	17h
CAPCOM Register 8	CC8IR	CC8IE	CC8INT	60h	18h
CAPCOM Register 9	CC9IR	CC9IE	CC9INT	64h	19h
CAPCOM Register 10	CC10IR	CC10IE	CC10INT	68h	1Ah
CAPCOM Register 11	CC11IR	CC11IE	CC11INT	6Ch	1Bh
CAPCOM Register 12	CC12IR	CC12IE	CC12INT	70h	1Ch
CAPCOM Register 13	CC13IR	CC13IE	CC13INT	74h	1Dh
CAPCOM Register 14	CC14IR	CC14IE	CC14INT	78h	1Eh
CAPCOM Register 15	CC15IR	CC15IE	CC15INT	7Ch	1Fh
CAPCOM Timer 0	TOIR	TOIE	TOINT	80h	20h
CAPCOM Timer 1	T1IR	T1IE	T1INT	84h	21h
GPT 1 Timer 2	T2IR	T2IE	T2INT	88h	22h
GPT 1 Timer 3	T3IR	T3IE	T3INT	8Ch	23h
GPT 1 Timer 4	T4IR	T4IE	T4INT	90h	24h
GPT 2 Timer 5	T5IR	T5IE	T5INT	94h	25h
GPT 2 Timer 6	T6IR	T6IE	TGINT	98h	26h
GPT 2 CAPREL Register	CRIR	CRIE	CRINT	9Ch	27h
A D Conversion Complete	ADCIR	ADCIE	ADCINT	A0h	28h
A D Overrun Error	ADEIR	ADEIE	ADEINT	A4h	29h
Serial Channel 0 Transmit	SOTIR	SOTIE	SOTINT	A8h	2Ah
Serial Channel 0 Receive	SORIR	SORIE	SORINT	ACh	2Bh
Serial Channel 0 Error	SOEIR	SOEIE	SOEINT	B0h	2Ch
Serial Channel 1 Transmit	S1TIR	SITIE	Ş1 TINT	B4h	2Dh
Serial Channel 1 Receive	S1RIR	S1RIE	S1RINT	B8h	2Eh
Serial Channel 1 Error	S1EIR	S1EIE	S1EINT	BCh	2Fh

The SAB 80C166 also provides an excellent mechanism to identify and to process exceptions or error conditions that arise during run-time, so called 'Hardware Traps'. Hardware traps cause immediate non-maskable system reaction which is similiar to a standard interrupt service (branching to a dedicated vector table location). The occurrence of a hardware trap is additionally signified by an individual bit in the trap flag register (TFR). Except another higher prioritized trap service being in progress, a hardware trap will interrupt any actual program execution. In turn, hardware trap services can normally not be interrupted by standard or PEC interrupts.

The following table shows all of the possible exceptions or error conditions that can arise during run-time:

Exception Condition	Trap Flag	Trap Vector	Vector Location	Trap Number	Trap Priority
Reset Functions: Hardware Reset Software Reset Watchdog Timer Overflow		RESET RESET RESET	Oh Oh Oh	Oh Oh Oh	
Class A Hardware Traps: Non-Maskable Interrupt Stack Overflow Stack Underflow	NMI STKOF STKUF	NMITRAP STOTRAP STUTRAP	08h 10h 18h	2h 4h 6h	11 11 11
Class B Hardware Traps: Undefined Opcode Protected Instruction Fault Illegal Word Operand Access Illegal Instruction Access Illegal External Bus Access	UNDOPC PRTFLT ILLOPA ILLINA ILLBUS	BTRAP BTRAP BTRAP BTRAP BTRAP	28h 28h 28h 28h 28h 28h	Ah Ah Ah Ah Ah	
Reserved			[2Ch - 3Ch]	[Bh – Fh]	
Software Traps TRAP Instruction			Any [0h - 1FCh] in steps of 4H	Any [0h - 7Fh]	Current CPU Priority

#### Capture/Compare (CAPCOM) Unit

The CAPCOM unit supports generation and control of timing sequences on up to 16 channels with a maximum resolution of 400 ns. The CAPCOM unit is typically used to handle high speed I/O tasks such as pulse and waveform generation, pulse width modulation (PWM), Digital to Analog (D/A) conversion, software timing, or time recording relative to external events.


Two 16-bit timers (T0/T1) with reload registers provide two independent time bases for the capture/compare register array.

The input clock for the timers is programmable to several prescaled values of the internal system clock, or may be derived from an overflow/underflow of timer T6 in module GPT2. This provides a wide range of variation for the timer period and resolution and allows precise adjustment to the application specific requirements. In addition, an external count input for CAPCOM timer T0 allows event scheduling for the capture/compare registers relative to external events.

The capture/compare register array contains 16 dual purpose capture/compare registers, each of which may be individually allocated to either CAPCOM timer T0 or T1, and programmed for capture or compare function. Each register has one port pin associated with it which serves as an input pin for triggering the capture function, or as an output pin to indicate the occurrence of a compare event.

When a capture/compare register has been selected for capture mode, the current contents of the allocated timer will be latched ('captured') into the capture compare register in response to an external event at the port pin which is associated with this register. In addition, a specific interrupt request for this capture/compare register is generated. Either a positive, a negative, or both a positive and a negative external signal transition at the pin can be selected as the triggering event. The contents of all registers which have been selected for one of the five compare modes are continuously compared with the contents of the allocated timers. When a match occurs between the timer value and the value in a capture/compare register, specific actions will be taken based on the selected compare mode.

Compare Modes	Function
Mode 0	Interrupt-only compare mode: several compare interrupts per timer period are possible
Mode 1	Pin toggles on each compare match; several compare events per timer period are possible
Mode 2	Interrupt-only compare mode: only one compare interrupt per timer period is generated
Mode 3	Pin set to '1' on match; pin reset to '0' on compare timer overflow; only one compare event per timer period is generated
Double Register Mode	Two registers operate on one pin; pin toggles on each compare match; several compare events per timer period are possible.



#### General Purpose Timer (GPT) Unit

The GPT unit represents a very flexible multifunctional timer counter structure which may be used for many different time related tasks such as event timing and counting, pulse width and duty cycle measurement, pulse generation, or pulse multiplication.

The GPT unit incorporates five 16-bit timers which are organized in two separate modules, GPT1 and GPT2. Each timer in each module may operate independently in a number of different modes, or may be concatenated with another timer of the same module. Each of the three timers T2, T3, T4 of the GPT1 module can be configured individually for one of three basic modes of operation, which are Timer, Gated Timer, and Counter Mode. In Timer Mode, the input clock for a timer is derived from the internal system clock, divided by a programmable prescaler, while Counter Mode allows a timer to be clocked in reference to external events.

Pulse width or duty cycle measurement is supported in Gated Timer Mode, where the operation of a timer is controlled by the 'gate' level on an external input pin. For these purposes, each timer has one associated port pin (T2IN, T3IN, T4IN) which serves as gate or clock input. The maximum resolution of the timers in the GPT1 module is 400 ns ( $@ f_{OSC} = 40 \text{ MHz}$ ).


The count direction (up/down) for each timer is programmable by software. For timer T3, the count direction may additionally be altered dynamically by an external signal on a port pin (T3EUD) to facilitate e.g. position tracking.


Timer T3 has an output toggle latch (T3OTL) which changes its state on each timer overflow-underflow. The state of this latch may be output on a port pin (T3OUT) e.g for timeout monitoring of external hardware components. or may be used internally to clock timers T2 and T4 for measuring long time periods with high resolution.

In addition to their basic operating modes, timers T2 and T4 may be configured as reload or capture registers for timer T3. When used as capture or reload registers, timers T2 and T4 are stopped. The contents of timer T3 are captured into T2 or T4 in response to a signal at their associated input pins (T2IN, T4IN). Timer T3 is reloaded with the contents of T2 or T4 either by an external signal or by a selectable state transition of its toggle latch T3OTL. When both T2 and T4 are configured to alternately reload T3 on opposite state transitions of T3OTL with the low and high times of a PWM signal, this signal can be constantly generated without software intervention.

With its maximum resolution of 200 ns (@  $f_{OSC}$  = 40 MHz), the GPT2 module provides precise event control and time measurement. It includes two timers (T5, T6) and a capture/reload register (CAPREL). Both timers can independently count up or down, clocked with an input clock which is derived from a programmable prescaler. Concatenation of the timers is supported via the output toggle latch (T6OTL) of timer T6, which changes its state on each timer overflow/underflow.

The state of this latch may be used to clock timer T5, or it may be output on a port pin (T6OUT). The overflows/underflows of timer T6 can additionally be used to clock the CAPCOM timers T0 or T1, and to cause a reload from the CAPREL register. The CAPREL register may capture the contents of timer T5 based on an external signal transition on the corresponding port pin (CAPIN), and timer T5 may optionally be cleared after the capture procedure. This allows absolute time differences to be measured or pulse multiplication to be performed without software overhead.





Siemens Aktiengesellschaft

18

#### A/D Converter

For analog signal measurement, a 10-bit A/D converter with 10 multiplexed input channels and a sample and hold circuit has been integrated on-chip. It uses the method of successive approximation which returns the conversion result for an analog channel within 9.75  $\mu$ s (@  $f_{OSC}$  = 40 MHz).

Overrun error detection capability is provided for the conversion result register (ADDAT): an interrupt request will be generated when the result of a previous conversion has not been read from the result register at the time the next conversion is complete.

For applications which require less than 10 analog input channels, the remaining channels can be used as digital input port pins.

The A/D converter of the SAB 80C166 supports four different conversion modes. In the standard Single Channel conversion mode, the analog level on a specified channel is once sampled and converted into a digital result. In the Single Channel Continuus mode, the analog level is repeatedly sampled and converted without software intervention. In the Auto Scan mode, the analog levels on a prespecified number of channels are sequentially sampled and converted. In the Auto Scan Continuous mode, the number of prespecified channels is repeatedly sampled and converted.

The Peripheral Event Controller (PEC) may be used to automatically store the conversion results into a table in memory for later evaluation, without requiring the overhead of entering and exiting interrupt routines for each data transfer.

#### **Serial Channels**

Serial communication with other microcontrollers, processors, terminals, or external peripheral components is provided by two serial interfaces with identical functionality, Serial Channel 0 (ASC0) and Serial Channel 1 (ASC1).

They are upward compatible with the serial ports of the Siemens SAB 8051x microcontroller family and support full-duplex asynchronous communication up to 625 Kbaud and half-duplex synchronous communication up to 2.5 Mbaud.

Two dedicated baud rate generators allow to set up all standard baud rates without oscillator tuning. For transmission, reception, and erroneous reception 3 separate interrupt vectors are provided for each serial channel.

In the synchronous mode, one data byte is transmitted or received synchronously to a shift clock which is generated by the SAB 80C166. In the asynchronous mode, an 8- or 9-bit data frame is transmitted or received, preceded by a start bit and terminated by one or two stop bits. For multiprocessor communication, a mechanism to distinguish address from data bytes has been included (8-bit data + wake up bit mode), and a loop back option is available for testing purposes.

A number of optional hardware error detection capabilities has been included to increase the reliability of data transfers. A parity bit can automatically be generated on transmission or be checked on reception. Framing error detection allows to recognize data frames with missing stop bits. An overrun error will be generated if the last character received has not been read out of the receive buffer register at the time reception of a new character is complete.

#### Watchdog Timer

The Watchdog Timer of the SAB 80C166 represents one of the fail-safe mechanisms which have been implemented to prevent the controller from malfunctioning for longer periods of time.

The Watchdog Timer of the SAB 80C166 is always enabled after a reset of the chip, and can only be disabled in the time interval until the EINIT (end of initialization) instruction has been executed. Thus, the chip's start-up procedure is always monitored. When the software has been designed to service the Watchdog Timer before it overflows, the Watchdog Timer times out if the program does not progress properly due to hardware or software related failures. When the Watchdog Timer overflows, it generates an internal hardware reset and pulls the RSTOUT# pin low in order to allow external hardware components to reset.

The Watchdog Timer of the SAB 80C166 is a 16-bit timer which can either be clocked with  $f_{OSC}/4$  or  $f_{OSC}/256$ . The high byte of the Watchdog Timer register can be set to a prespecified reload value (stored in WDTREL) in order to allow further variation of the monitored time interval. Each time it is serviced by the application software, the high byte of the Watchdog Timer is reloaded. Thus, time intervals between 25 µs and 420 ms can be monitored (@  $f_{OSC} = 40$  MHz). The default Watchdog Timer interval after reset is 6.55 ms.

#### Parallel Ports

The SAB 80C166 provides 76 I/O lines which are organized into four 16-bit I O ports (Port 0 through 3), one 2-bit I/O port (Port 4), and one 10-bit input port (Port 5). All port lines are bit addressable, and all lines of Port 0 through 4 are individually bit-wise programmable as inputs or outputs via direction registers. The I O ports are true bidirectional ports which are switched to the high impedance state when configured as inputs. During the internal reset, all port pins are configured as inputs.

Each port line has one programmable alternate input or output function associated with it. Ports 0 and 1 may be used as address and data lines when accessing external memory, while Port 4 outputs the additional segment address bits A16 and A17 in systems where segmentation is enabled to access more than 64 Kbytes of memory. Port 2 is associated with the capture inputs/compare outputs of the CAPCOM unit, and Port 3 includes alternate functions of timers, serial interfaces, optional bus control signals (WR#, BHE#, READY#), and the system clock output (CLKOUT). Port 5 is used for the analog input channels to the A/D converter. When anyone of these alternate functions is not used, the respective port line may be used as general purpose I/O line.

Mnemonic	Description	Bytes

## Arithmetic operations

ADD	Rw, Rw	Add direct word GPR to direct GPR	2
ADD	Rw, [Rw]	Add indirect word memory to direct GPR	2
ADD	Rw, [Rw + ]	Add indirect word memory to direct GPR and post- increment source pointer by 2	2
ADD	Rw, #data3	Add immediate word data to direct GPR	2
ADD	reg, #data16	Add immediate word data to direct register	4
ADD	reg, mem	Add direct word memory to direct register	4
ADD	mem, reg	Add direct word register to direct memory	4
ADDB	Rb, Rb	Add direct byte GPR to direct GPR	2
ADDB	Rb, [Rw]	Add indirect byte memory to direct GPR	2
ADDB	Rb, [Rw+]	Add indirect byte memory to direct GPR and post-increment source pointer by 1	2
ADDB	Rb, #data3	Add immediate byte data to direct GPR	2
ADDB	reg. #data8	Add immediate byte data to direct register	4
ADDB	reg, mem	Add direct byte memory to direct register	4
ADDB	mem, reg	Add direct byte register to direct memory	4
ADDC	Rw, Rw	Add direct word GPR to direct GPR with Carry	2
ADDC	Rw, [Rw]	Add indirect word memory to direct GPR with Carry	2
ADDC	Rw, [Rw + ]	Add indirect word memory to direct GPR with Carry and post-increment source pointer by 2	2
ADDC	Rw, #data3	Add immediate word data to direct GPR with Carry	2
ADDC	reg. #data16	Add immediate word data to direct register with Carry ·	4
ADDC	reg. mem	Add direct word memory to direct register with Carry	4
ADDC	mem, reg	Add direct word register to direct memory with Carry	4
ADDCB	Rb, Rb	Add direct byte GPR to direct GPR with Carry	2
ADDCB	Rb, [Rw]	Add indirect byte memory to direct GPR with Carry	2
ADDCB	Rb, [Rw+]	Add indirect byte memory to direct GPR with Carry and post-increment source pointer by 1	2

Mnemonic		Description		
Arithmet	ic operations	(cont'd)		
ADDCB	Rb, #data3	Add immediate byte data to direct GPR with Carry	2	
ADDCB	reg, #data8	Add immediate byte data to direct register with Carry	4	
ADDCB	reg, mem	Add direct byte memory to direct register with Carry	4	
ADDCB	mem, reg	Add direct byte register to direct memory with Carry	4	
SUB	Rw, Rw	Subtract direct word GPR from direct GPR	2	
SUB	Rw, [Rw]	Subtract indirect word memory from direct GPR	2	
SUB	Rw, [Rw+]	Subtract indirect word memory from direct GPR and post- increment source pointer by 2	2	
SUB	Rw, #data3	Subtract immediate word data from direct GPR	2	
SUB	reg, #data16	Subtract immediate word data from direct register	4	
SUB	reg, mem	Subtract direct word memory from direct register	4	
SUB	mem, reg	Subtract direct word register from direct memory	4	
SUBB	Rb, Rb	Subtract direct byte GPR from direct GPR	2	
SUBB	Rb. [Rw]	Subtract indirect byte memory from direct GPR	2	
SUBB	Rb, [Rw+]	Subtract indirect byte memory from direct GPR and post- increment source pointer by 1	2	
SUBB	Rb, #data3	Subtract immediate byte data from direct GPR	2	
SUBB	reg, #data8	Subtract immediate byte data from direct register	4	
SUBB	reg, mem	Subtract direct byte memory from direct register	4	
SUBB	mem, reg	Subtract direct byte register from direct memory	4	
SUBC	Rw, Rw	Subtract direct word GPR from direct GPR with Carry	2	
SUBC	Rw, [Rw]	Subtract indirect word memory from direct GPR with Carry	2	
SUBC	Rw, [Rw + ]	Subtract indirect word memory from direct GPR with Carry and post-increment source pointer by 2	2	
SUBC	Rw, #data3	Subtract immediate word data from direct GPR with Carry	2	
SUBC	reg, #data16	Subtract immediate word data from direct register with Carry	4	
SUBC	reg, mem	Subtract direct word memory from direct register with Carry	4	

Mnemoni	c	Description	Bytes	
Arithmetic operations (cont'd)				
SUBC	mem, reg	Subtract direct word register from direct memory with Carry	4	
SUBCB	Rb, Rb	Subtract direct byte GPR from direct GPR with Carry	2	
SUBCB	Rb, [Rw]	Subtract indirect byte memory from direct GPR with Carry	2	
SUBCB	Rb, [Rw + ]	Subtract indirect byte memory from direct GPR with Carry and post-increment source pointer by 1	2	
SUBCB	Rb, #data3	Subtract immediate byte data from direct GPR with Carry	2	
SUBCB	reg, #data8	Subtract immediate byte data from direct register with Carry	4	
SUBCB	reg, mem	Subtract direct byte memory from direct register with Carry	4	
SUBCB	mem, reg	Subtract direct byte register from direct memory with Carry	4	
MUL	Rw, Rw	Signed multiply direct GPR by direct GPR (16-16-bit)	2	
MULU	Rw, Rw	Unsigned multiply direct GPR by direct GPR (16-16-bit)	2	
DIV	Rw	Signed divide register MDL by direct GPR (16-/16-bit)	2	
DIVL	Rw	Signed long divide register MD by direct GPR (32-'16-bit)	2	
DIVLU	Rw	Unigned long divide register MD by direct GPR (32-/16-bit)	2	
DIVU	Rw	Unsigned divide register MDL by direct GPR (16-/16-bit)	2	
CPL	Rw	Complement direct word GPR	2	
CPLB	Rb	Complement direct byte GPR	2	
NEG	Rw	Negate direct word GPR	2	
NEGB	Rb	Negate direct byte GPR	2	

Mnemon	ic	Description	Bytes
Logical	Instructions		
AND	Rw, Rw	Bitwise AND direct word GPR with direct GPR	2
AND	Rw, [Rw]	Bitwise AND indirect word memory with direct GPR	2
AND	Rw, [Rw + ]	Bitwise AND indirect word memory with direct GPR and post-increment source pointer by 2	2
AND	Rw, #data3	Bitwise AND immediate word data with direct GPR	2
AND	reg, #data16	Bitwise AND immediate word data with direct register	4
AND	reg, mem	Bitwise AND direct word memory with direct register	4
AND	mem, reg	Bitwise AND direct word register with direct memory	4
ANDB	Rb, Rb	Bitwise AND direct byte GPR with direct GPR	2
ANDB	Rb, [Rw]	Bitwise AND indirect byte memory with direct GPR	2
ANDB	Rb, [Rw + ]	Bitwise AND indirect byte memory with direct GPR and post- increment source pointer by 1	2
ANDB	Rb, #data3	Bitwise AND immediate byte data with direct GPR	2
ANDB	reg, #data8	Bitwise AND immediate byte data with direct register	4
ANDB	reg, mem	Bitwise AND direct byte memory with direct register	4
ANDB	mem, reg	Bitwise AND direct byte register with direct memory	4
OR	Rw, Rw	Bitwise OR direct word GPR with direct GPR	2
OR	Rw, [Rw]	Bitwise OR indirect word memory with direct GPR	2
OR	Rw, [Rw+]	Bitwise OR indirect word memory with direct GPR and post- increment source pointer by 2	2
OR	Rw, #data3	Bitwise OR immediate word data with direct GPR	2
OR	reg, #data16	Bitwise OR immediate word data with direct register	4
OR	reg, mem	Bitwise OR direct word memory with direct register	4
OR	mem, reg	Bitwise OR direct word register with direct memory	4

Mnemonic		Description	Bytes
Logical	Instructions (c	cont'd)	
ORB	Rb, Rb	Bitwise OR direct byte GPR with direct GPR	2
ORB	Rb, [Rw]	Bitwise OR indirect byte memory with direct GPR	2
ORB	Rb, [Rw + ]	Bitwise OR indirect byte memory with direct GPR and post- increment source pointer by 1	2
ORB	Rb, #data3	Bitwise OR immediate byte data with direct GPR	2
ORB	reg, #data8	Bitwise OR immediate byte data with direct register	4
ORB	reg, mem	Bitwise OR direct byte memory with direct register	4
ORB	mem, reg	Bitwise OR direct byte register with direct memory	4
XOR	Rw, Rw	Bitwise XOR direct word GPR with direct GPR	2
XOR	Rw. [Rw]	Bitwise XOR indirect word memory with direct GPR	2
XOR	Rw, [Rw+]	Bitwise XOR indirect word memory with direct GPR and post-increment source pointer by 2	2
XOR	Rw, #data3	Bitwise XOR immediate word data with direct GPR	2
XOR	reg, #data16	Bitwise XOR immediate word data with direct register	4
XOR	reg, mem	Bitwise XOR direct word memory with direct register	4
XOR	mem, reg	Bitwise XOR direct word register with direct memory	4
XORB	Rb, Rb	Bitwise XOR direct byte GPR with direct GPR	2
XORB	Rb, [Rw]	Bitwise XOR indirect byte memory with direct GPR	2
XORB	Rb, [Rw + ]	Bitwise XOR indirect byte memory with direct GPR and post-increment source pointer by 1	2
XORB	Rb, #data3	Bitwise XOR immediate byte data with direct GPR	2
XORB	reg, #data8	Bitwise XOR immediate byte data with direct register	4
XORB	reg, mem	Bitwise XOR direct byte memory with direct register	4
XORB	mem, reg	Bitwise XOR direct byte register with direct memory	4

Mnemon	ic	Description	Bytes	
Boolean bit manipulation operations				
BCLR	bitaddr	Clear direct bit	2	
BSET	bitaddr	Set direct bit	2	
BMOV	bitaddr, bitaddr	Move direct bit to direct bit	4	
BMOVN	bitaddr, bitaddr	Move negated direct bit to direct bit	4	
BAND	bitaddr, bitaddr	AND direct bit with direct bit	4	
BOR	bitaddr, bitaddr	OR direct bit with direct bit	4	
BXOR	bitaddr, bitaddr	XOR direct bit with direct bit	4	
BCMP	bitaddr, bitaddr	Compare direct bit to direct bit	4	
BFLDH	bitoff, #mask8, #data8	Bitwise modify masked high byte of bit-addressable direct word memory with immediate data	4	
BFLDL	bitoff, #mask8, #data8	Bitwise modify masked low byte of bit-addressable direct word memory with immediate data	4	
CMP	Rw, Rw	Compare direct word GPR to direct GPR	2	
CMP	Rw, [Rw]	Compare indirect word memory to direct GPR	2	
CMP	Rw, [Rw+]	Compare indirect word memory to direct GPR and post-increment source pointer by 2	2	
СМР	Rw, #data3	Compare immediate word data to direct GPR	2	
CMP	reg. #data16	Compare immediate word data to direct register	4	
CMP	reg. mem	Compare direct word memory to direct register	4	
СМРВ	Rb, Rb	Compare direct byte GPR to direct GPR	2	
СМРВ	Rb, [Rw]	Compare indirect byte memory to direct GPR	2	
СМРВ	Rb, [Rw + ]	Compare indirect byte memory to direct GPR and post- increment source pointer by 1	2	
СМРВ	Rb, #data3	Compare immediate byte data to direct GPR	· 2	
СМРВ	reg. #data8	Compare immediate byte data to direct register	4	
СМРВ	reg, mem	Compare direct byte memory to direct register	4	

4

2

4

## Instruction Set Summary

Mnemonic		Description	Bytes	
Compare and Loop Control Instructions				
CMPD1	Rw, #data4	Compare immediate word data to direct GPR and decrement GPR by 1	2	
CMPD1	Rw, #data16	Compare immediate word data to direct GPR and decrement GPR by 1	4	
CMPD1	Rw, mem	Compare direct word memory to direct GPR and decrement GPR by 1	4	
CMPD2	Rw, #data4	Compare immediate word data to direct GPR and decrement GPR by 2	2	
CMPD2	Rw, #data16	Compare immediate word data to direct GPR and decrement GPR by 2	4	
CMPD2	Rw, mem	Compare direct word memory to direct GPR and decrement GPR by 2	4	
CMPI1	Rw, #data4	Compare immediate word data to direct GPR and increment GPR by 1	2	

Compare immediate word data to direct GPR and increment 4

Compare direct word memory to direct GPR and increment

Compare immediate word data to direct GPR and increment

Compare direct word memory to direct GPR and increment

Compare immediate word data to direct GPR and increment 4

#### Prioritize Instruction

Rw, #data16

Rw. mem

Rw. #data4

Rw. #data16

Rw, mem

GPR by 1

GPR by 1

GPR by 2

GPR by 2

GPR by 2

CMPI1

CMPI1

CMPI2

CMPI2

CMPI2

PRIOR	Rw, Rw	Determine number of shift cycles to normalize direct word GPR and store result in direct word GPR	2
		ar it and store result in direct word of it	

Mnemonic		Description	Bytes	
Shift and Rotate Instructions				
SHL	Rw, Rw	Shift left direct word GPR; number of shift cycles specified by direct GPR	2	
SHL	Rw, #data4	Shift left direct word GPR; number of shift cycles specified by immediate data	2	
SHR	Rw, Rw	Shift right direct word GPR; number of shift cycles specified by direct GPR	2	
SHR	Rw, #data4	Shift right direct word GPR; number of shift cycles specified by immediate data	2	
ROL	Rw, Rw	Rotate left direct word GPR; number of shift cycles specified by direct GPR	2	
ROL	Rw, #data4	Rotate left direct word GPR; number of shift cycles specified by immediate data	2	
ROR	Rw, Rw	Rotate right direct word GPR; number of shift cycles specified by direct GPR	2	
ROR	Rw, #data4	Rotate right direct word GPR; number of shift cycles specified by immediate data	2	
ASHR	Rw, Rw	Arithmetic (sign bit) shift right direct word GPR; number of shift cycles specified by direct GPR	2	
ASHR	Rw. #data4	Arithmetic (sign bit) shift right direct word GPR; number of shift cycles specified by immediate data	2	

## **Data Movement**

MOV	Rw, Rw	Move direct word GPR to direct GPR	2
MOV	Rw, #data4	Move immediate word data to direct GPR	2
MOV	reg, #data16	Move immediate word data to direct register	4
MOV	Rw, [Rw]	Move indirect word memory to direct GPR	2
MOV	Rw, [Rw+]	Move indirect word memory to direct GPR and post- increment source pointer by 2	2
MOV	[Rw], Rw	Move direct word GPR to indirect memory	2
MOV	[-Rw]. Rw	Pre-decrement destination pointer by 2 and move direct word GPR to indirect memory	2
MOV	[Rw] [Rw]	Move indirect word memory to indirect memory	2
MOV	[Rw+], [Rw]	Move indirect word memory to indirect memory and post- increment destination pointer by 2	2

Mnemo	nic	Description	Bytes
Data Movement (cont'd)			
MOV	[Rw], [Rw+]	Move indirect word memory to indirect memory and post- increment source pointer by 2	2
MOV	Rw, [Rw + #data16]	Move indirect word memory by base plus constant to direct GPR	4
MOV	[Rw + #data16], Rw	Move direct word GPR to indirect memory by base plus constant	4
MOV	[Rw], mem	Move direct word memory to indirect memory	4
MOV	mem, [Rw]	Move indirect word memory to direct memory	4
MOV	reg. mem	Move direct word memory to direct register	4
MOV	mem, reg	Move direct word register to direct memory	4
MOVB	Rb, Rb	Move direct byte GPR to direct GPR	2
MOVB	Rb, #data4	Move immediate byte data to direct GPR	2
MOVB	reg, #data16	Move immediate byte data to direct register	4
MOVB	Rb, [Rw]	Move indirect byte memory to direct GPR	2
MOVB	Rb, [Rw+]	Move indirect byte memory to direct GPR and post- increment source pointer by 1	2
MOVB	[Rw], Rb	Move direct byte GPR to indirect memory	2
MOVB	[-Rw], Rb	Pre-decrement destination pointer by 1 and move direct byte GPR to indirect memory	2
MOVB	[Rw], [Rw]	Move indirect byte memory to indirect memory	2
MOVB	[Rw+]. [Rw]	Move indirect byte memory to indirect memory and post- increment destination pointer by 1	2
MOVB	[Rw], [Rw + ]	Move indirect byte memory to indirect memory and post- increment source pointer by 1	2
MOVB	Rb, [Rw + #data16]	Move indirect byte memory by base plus constant to direct GPR	4
MOVB	[Rw + #data16], Rb	Move direct byte GPR to indirect memory by base plus constant	4
MOVB	[Rw], mem	Move direct byte memory to indirect memory	4
MOVB	mem, [Rw]	Move indirect byte memory to direct memory	4
MOVB	reg. mem	Move direct byte memory to direct register	4
MOVB	mem, reg	Move direct byte register to direct memory	4

Mnemoni	c	Description	Bytes	
Data Movement (cont'd)				
MOVBS	Rw, Rb	Move direct byte GPR with sign extension to direct word GPR	2	
MOVBS	reg, mem	Move direct byte memory with sign extension to direct word register	4	
MOVBS	mem, reg	Move direct byte register with sign extension to direct word memory	4	
MOVBZ	Rw, Rb	Move direct byte GPR with zero extension to direct word GPR	2	
MOVBZ	reg, mem	Move direct byte memory with zero extension to direct word register	4	
MOVBZ	mem, reg	Move direct byte register with zero extension to direct word memory	4	

### Jump and Call operations

JMPA	cc, caddr	Jump absolute if condition is met	4
JMPI	cc.[Rw]	Jump indirect if condition is met	2
JMPR	cc. rel	Jump relative if condition is met	2
JMPS	seg, caddr	Jump absolute to a code segment	4
JB	bitaddr, rel	Jump relative if direct bit is set	4
JBC	bitaddr, rel	Jump relative and clear bit if direct bit is set	4
JNB	bitaddr, rel	Jump relative if direct bit is not set	4
JNBS	bitaddr, rel	Jump relative and set bit if direct bit is not set	4
CALLA	cc. caddr	Call absolute subroutine if condition is met	4
CALLI	cc, [Rw]	Call indirect subroutine if condition is met	2
CALLR	rel	Call relative subroutine	2
CALLS	seg. caddr	Call absolute subroutine in any code segment	4
PCALL	reg, caddr	Push direct word register onto system stack and call absolute subroutine	4
TRAP	#trap7	Call interrupt service routine via immediate trap number	2

Mnemonic	Description	Bytes

### System Stack operations

POP	reg	Pop direct word register from system stack	2
PUSH	reg	Push direct word register onto system stack	2
SCXT	reg, #data16	Push direct word register onto system stack and update register with immediate data	4
SCXT	reg, mem	Push direct word register onto system stack and update register with direct memory	4

#### Return operations

RET	Return from intra-segment subroutine	2
RETS	Return from inter-segment subroutine	2
RETP reg	Return from intra-segment subroutine and pop direct word register from system stack	2
RETI	Return from interrupt service subroutine	2

#### System Control

SRST	Software Reset	4
IDLE	Enter Idle Mode	4
PWRDN	Enter Power Down Mode (supposes NMI#-Pin being low)	4
SRVWDT	Service Watchdog Timer	4
DISWDT	Disable Watchdog Timer	4
EINIT	Signify End-of-Initialization on RSTOUT-pin	4

#### Miscellaneous

		Г — — — — — — — — — — — — — — — — — — —
NOP	Null operation	2
	•	í

#### Notes

#### Data addressing modes

Rw:		Word GPR (R0, R1, R15)
Rb:	· 🕳	Byte GPR (RL0, RH0, RL7, RH7)
reg:	-	SFR or GPR
		(in case of a byte operation on an SFR, only the low byte can be accessed via 'reg')
mem:	-	Direct word or byte memory location
[ ]:	-	Indirect word or byte memory location (Any word GPR can be used as indirect address pointer, except for the arithmetic, logical and compare instructions, where only R0 to R3 are allowed)
bitaddr:	-	Direct bit in the bit-addressable memory area.
bitoff:	-	Direct word in the bit-addressable memory area.
#data,:	-	Immediate constant (The number of significant bits which can be specified by the user is represented by the respective index 'i')
#mask8	-	Immediate 8-bit mask used for bit-field modifications.
Multiply	and d	ivide operations
The MD instructi		1DH registers are implicit source and or destination operands of the multiply and divide
Branch	target	addressing modes
caddr:	-	Direct 16-bit jump target address (Updates the Instruction Pointer)
seg	-	Direct 2-bit segment address (Updates the Code Segment Pointer)
rel:	-	Signed 8-bit jump target word offset address relative to the Instruction Pointer of the following instruction
rel: #trap7:	-	
#trap7:	-	following instruction
#trap7:	conditi	following instruction Immediate 7-bit trap or interrupt number.
#trap7: <b>Branch</b>	conditi Symbo	following instruction Immediate 7-bit trap or interrupt number. ion codes Slically specifiable condition codes – Unconditional
#trap7: <b>Branch</b>	- conditi Symbo cc_UC cc_Z	following instruction Immediate 7-bit trap or interrupt number. ion codes Jically specifiable condition codes – Unconditional – Zero
#trap7: <b>Branch</b>	conditi Symbo	following instruction Immediate 7-bit trap or interrupt number. ion codes Jically specifiable condition codes – Unconditional – Zero
#trap7: <b>Branch</b>	- Conditi Symbo cc_UC cc_Z cc_NZ cc_NZ cc_V cc_NV	following instruction Immediate 7-bit trap or interrupt number. ion codes Jlically specifiable condition codes – Unconditional – Zero – Not Zero – Overflow – No Overflow
#trap7: <b>Branch</b>	conditi Symbo cc_UC cc_Z cc_NZ cc_V cc_NV cc_N	following instruction Immediate 7-bit trap or interrupt number. ion codes Slically specifiable condition codes – Unconditional – Zero – Not Zero – Overflow – No Overflow – No Overflow – Negative
#trap7: <b>Branch</b>	- Conditi Symbo cc_UC cc_Z cc_NZ cc_NZ cc_V cc_NV	following instruction Immediate 7-bit trap or interrupt number. ion codes Slically specifiable condition codes – Unconditional – Zero – Not Zero – Overflow – No Overflow – No Overflow
#trap7: <b>Branch</b>	- conditi Symbo cc_UC cc_Z cc_NZ cc_NZ cc_NZ cc_NZ cc_NZ cc_NZ cc_NZ cc_NZ	following instruction Immediate 7-bit trap or interrupt number. ion codes Jlically specifiable condition codes – Unconditional – Zero – Not Zero – Not Zero – No Overflow – No Overflow – No Overflow – Negative – Not Negative – Carry – No Carry
#trap7: <b>Branch</b>	- conditi Symbo cc_UC cc_Z cc_V cc_NZ cc_NV cc_NV cc_N cc_NN cc_N cc_NC cc_NC cc_EQ	following instruction Immediate 7-bit trap or interrupt number. ion codes Jlically specifiable condition codes – Unconditional – Zero – Not Zero – Not Zero – Overflow – No Overflow – Negative – Not Negative – Carry – No Carry – Equal
#trap7: <b>Branch</b>	- conditi Symbo cc_UC cc_Z cc_NZ cc_NZ cc_NZ cc_NZ cc_NZ cc_NZ cc_NZ cc_NZ	following instruction Immediate 7-bit trap or interrupt number. ion codes Slically specifiable condition codes – Unconditional – Zero – Not Zero – Not Zero – Overflow – No Overflow – No Overflow – Negative – Not Negative – Carry – Not Carry – Equal – Not Equal
#trap7: <b>Branch</b>	- conditi Symbo cc_Z cc_NZ	following instruction Immediate 7-bit trap or interrupt number. ion codes blically specifiable condition codes - Unconditional - Zero - Not Zero - Not Zero - Overflow - No Overflow - No Overflow - Not Regative - Not Negative - Carry - No Carry - Equal - Not Equal T - Unsigned Less Than E - Unsigned Less Than or Equal
#trap7: <b>Branch</b>	- Symbol cc_UC cc_Z cc_NZ cc_NZ cc_NZ cc_NN cc_NZ cc_NZ cc_NZ cc_NZ cc_UU cc_UU cc_UU cc_UU	following instruction Immediate 7-bit trap or interrupt number. ion codes blically specifiable condition codes - Unconditional - Zero - Not Zero - Not Zero - Not Zero - Noverflow - No Overflow - No Overflow - Not Negative - Not Negative - Carry - No Carry - Equal - Not Equal - Not Equal - Unsigned Less Than or Equal E - Unsigned Greater Than or Equal
#trap7: <b>Branch</b>	- SymbC cc_Z cc_Z cc_N	following instruction Immediate 7-bit trap or interrupt number. ion codes Dically specifiable condition codes - Unconditional - Zero - Not Zero - Not Zero - Not Verflow - No Overflow - Negative - Not Negative - Carry - Kot Negative - Carry - Equal - Not Equal - Not Equal - Unsigned Less Than or Equal E - Unsigned Greater Than or Equal T - Unsigned Greater Than
#trap7: <b>Branch</b>	- Symbol cc_UC cc_Z cc_NZ cc_NZ cc_NZ cc_NZ cc_NZ cc_NZ cc_NZ cc_NZ cc_NZ cc_NZ cc_NZ cc_NZ cc_NZ cc_UC cc_ZZ cc_NZ cc_NZ cc_NZ cc_UC cc_ZZ cc_NZ cc_S	following instruction Immediate 7-bit trap or interrupt number. ion codes Dically specifiable condition codes - Unconditional - Zero - Not Zero - Not Zero - Not Overflow - No Overflow - Negative - Not Negative - Carry - Not Carry - Equal - Not Equal T - Unsigned Less Than or Equal E - Unsigned Greater Than or Equal T - Unsigned Greater Than or Equal E - Signed Less Than or Equal E - Signed Greater Than or Equal E - Signed Greater Than or Equal
#trap7: <b>Branch</b>	- Symbc cc_Z cc_Z cc_N cc_N cc_N cc_N cc_N cc_N cc_N cc_N cc_N cc_N cc_N cc_S cc_N cc_S	following instruction Immediate 7-bit trap or interrupt number. ion codes Dically specifiable condition codes - Unconditional - Zero - Not Zero - Not Zero - Overflow - No Overflow - No Overflow - No Overflow - Not Negative - Carry - Not Regative - Carry - Not Equal - Not Equal - Not Equal - Not Equal - Unsigned Less Than or Equal E - Unsigned Greater Than or Equal - Signed Greater Than

#### Siemens Aktiengesellschaft

Hex- code	Num- ber of bytes	Mnemonic	Operands	Hex- code	Num- ber of bytes	Mnemonic	Operands
00	2	ADD	Rw, Rw	1A	4	BFLDH	bitoff, #mask8 #data8
01	2	ADDB	Rb, Rb				
02	4	ADD	reg, mem	1B	2	MULU	Rw, Rw
03	4	ADDB	reg, mem	1C	2	ROL	Rw, #data4
04	4	ADD	mem, reg	1D	2	JMPR	cc_NET, rel
05	4	ADDB	mem, reg	1E	2	BCLR	bitoff.1
06	4	ADD	reg, #data16	1F	2	BSET	bitoff.1
07	4	ADDB	reg, #data8	20	2	SUB	Rw, Rw
08	2	ADD	Rw, [Rw+] or	21	2	SUBB	Rb, Rb
			Rw, [Rw] or Rw, #data3 1)	22	4	SUB	reg, mem
09	2	ADDB		23	4	SUBB	reg, mem
09	2	ADDB	Rb, [Rw+] or Rb, [Rw] or	24	4	SUB	mem, reg
			Rb, #data3 1)	25	4	SUBB	mem, reg
0A	4	BFLDL	bitoff, #mask8	26	4	SUB	reg, #data16
		NAL II	#data8	27	4	SUBB	reg, #data8
0B	2	MUL	Rw, Rw	28	2	SUB	Rw, [Rw+] or Rw, [Rw] or
0C	2	ROL	Rw, Rw				Rw, #data3 1)
0D	2	JMPR	cc_UC, rel	29	2	SUBB	Rb, [Rw+] or
0E	2	BCLR	bitoff.0				Rb, [Rw] or Rb, #data3 <sup>1)</sup>
0F	2	BSET	bitoff.0			DOMD	
10	2	ADDC	Rw, Rw	2A	4	BCMP	bitaddr, bitaddr
11	2	ADDCB	Rb, Rb	2B	2	PRIOR	Rw, Rw
12	4	ADDC	reg, mem	2C	2	ROR	Rw, Rw
13	4	ADDCB	reg, mem	2D	2	JMPR	cc_EQ, rel or cc_Z, rel
14	4	ADDC	mem, reg	2E	2	BCLR	bitoff.2
15	4	ADDCB	mem, reg	2F	2	BSET	bitoff.2
16	4	ADDC	reg, #data16	30	2	SUBC	Rw, Rw
17	4	ADDCB	reg, #data8	31	2	SUBCB	Rb, Rb
18	2	ADDC	Rw, [Rw+] or Rw, [Rw] or	32	4	SUBC	reg, mem
			Rw, #data3 $^{1}$	33	4	SUBCB	reg, mem
19	2	ADDCB	Rb, [Rw+] or	33 34	4	SUBC	mem, reg
			Rb, [Rw] or	34 35	4	SUBCB	mem, reg
For note	s see pag	0.27	Rb, #data3 1)			30000	

## Instruction Op Codes in Hexadecimal Order

For notes see page 37

Siemens Aktiengesellschaft

Hex- code	Num- ber of bytes	Mnemonic	Operands		Hex- code	Num- ber of bytes	Mnemonic	Operands
36	4	SUBC	reg , #data16		50	2	XOR	Rw, Rw
37	4	SUBCB	reg , #data8		51	2	XORB	Rb, Rb
38	2	SUBC		or	52	4	XOR	reg, mem
				or 1)	53	4	XORB	reg, mem
39	2	SUBCB		or	54	4	XOR	mem, reg
			Rb, [Rw] o	or	55	4	XORB	mem, reg
2.4		DMOV/N		1)	56	4	XOR	reg, #data16
3A	4	BMOVN	bitaddr, bitaddr		57	4	XORB	reg, #data8
3B	-		 Duu // -!t 4		58	2	XOR	Rw, [Rw+] or
3C 2D	2	ROR	Rw, #data4					Rw, [Rw] or Rw, #data3 <sup>1)</sup>
3D	2	JMPR	cc_NE, rel o cc_NZ, rel	or	59	2	XORB	Rb, [Rw+] or
3E	2	BCLR	bitoff.3					Rb, [Rw] or Rb, #data3 <sup>1)</sup>
3F	2	BSET	bitoff.3		5A	4	BOR	bitaddr, bitaddr
40	2	CMP	Rw, Rw		5B	2	DIVU	Rw
41	2	СМРВ	Rb, Rb		5C	2	SHL	Rw, #data4
42	4	CMP	reg, mem		5D	2	JMPR	cc NV, rel
43	4	СМРВ	reg, mem		5E	2	BCLR	bitoff.5
44	-				5F	2	BSET	bitoff.5
45	-				60	2	AND	Rw, Rw
46	4	CMP	reg, #data16		61	2	ANDB	Rb, Rb
47	4	CMPB	reg, #data8		62	4	AND	reg, mem
48	2	CMP	Rw, [Rw+] o		63	4	ANDB	reg, mem
			Rw, [Rw] o Rw, #data3 1	r 1)	64	4	AND	mem, reg
49	2	СМРВ	Rb, [Rw+] o	r	65	4	ANDB	mem, reg
			Rb, [Rw] of	r 1)	66	4	AND	reg, #data16
4A	4	BMOV	,		67	4	ANDB	reg, #data8
4A 4B	2		bitaddr, bitaddr Rw		68	2	AND	Rw, [Rw+] or
4C	2	SHL	Rw, Rw					Rw, [Rw] or Rw, #data3 1)
40 4D	2	JMPR	cc V, rel		69	2	ANDB	Rb, [Rw+] or
40 4E	2	BCLR	bitoff.4					Rb, [Rw] or
4E	2	BSET	bitoff.4		6A	4	BAND	Rb, #data3 1) bitaddr, bitaddr
	s see pag				<u> </u>	-	DAIND	

## Instruction Op Codes in Hexadecimal Order (cont'd)

For notes see page 37

Siemens Aktiengesellschaft

Hex- code	Num- ber of bytes	Mnemonic	Operands	Hex- code	Num- ber of bytes	Mnemonic	Operands
6B	2	DIVL	Rw	88	2	MOV	[- Rw], Rw
6C	2	SHR	Rw, Rw	89	2	MOVB	[- Rw], Rb
6D	2	JMPR	cc_N, rel	8A	4	JB	bitaddr, rel
6E	2	BCLR	bitoff.6	8B	-		
6F	2	BSET	bitoff.6	8C	-		
70	2	OR	Rw, Rw	8D	2	JMPR	cc_C, rel or
71	2	ORB	Rb, Rb			_	cc_ULT, rel
72	4	OR	reg, mem	8E	2	BCLR	bitoff.8
73	4	ORB	reg, mem	8F	2	BSET	bitoff.8
74	4	OR	mem, reg	90	2	CMPI2	Rw, #data4
75	4	ORB	mem, reg	91	2	CPL	Rw
76	4	OR	reg, #data16	92	4	CMPI2	Rw, mem
77	4	ORB	reg, #data8	93	-		
78	2	OR	Rw, [Rw+] or	94	4	MOV	mem, [Rw]
			Rw, [Rw] or Rw, #data3 <sup>1)</sup>	95	-		
79	2	ORB	Rb, [Rw+] or	96	4	CMPI2	Rw, #data16
		0112	Rb, [Rw] or	97	4	PWRDN	
			Rb, #data3 1)	98	2	MOV	Rw, [Rw + ]
7A	4	BXOR	bitaddr, bitaddr	99	2	MOVB	Rb, [Rw + ]
7B	2	DIVLU	Rw	9A	4	JNB	bitaddr, rel
7C	2	SHR	Rw, #data4	9B	2	TRAP	#trap7
7D	2	JMPR	cc_NN, rel	9C	2	JMPI	cc, [Rw]
7E 7F	2 2	BCLR BSET	bitoff.7 bitoff.7	9D	2	JMPR	cc_NC, rel or cc_UGE, rel
80	2	CMPI1	Rw, #data4	9E	2	BCLR	bitoff.9
80 81	2	NEG	Rw	9F	2	BSET	bitoff.9
82	4	CMPI1	Rw, mem	A0	2	CMPD1	Rw, #data4
83	-			A1 .	2	NEGB	Rb
84	4	MOV	[Rw], mem	A2	4	CMPD1	Rw, mem
85	-  -		[[],e	A2 A3	-		
85 86	4	CMPI1	Rw, #data16	A3 A4	4	моув	[Rw], mem
87	4	IDLE		A5	4	DISWDT	1
	4 s see nag		L			5.0.00	L

# Instruction Op Codes in Hexadecimal Order (cont'd)

For notes see page 37

Hex- code	Num- ber of bytes	Mnemonic	Operands	Hex- code	Num- ber of bytes	Mnemonic	Operands
A6	4	CMPD1	Rw, #data16	C6	4	SCXT	reg, #data16
<b>A</b> 7	4	SRVWDT		C7	-		
A8	2	MOV	Rw, [Rw]	C8	2	MOV	[Rw], [Rw]
A9	2	MOVB	Rb, [Rw]	C9	2	MOVB	[Rw], [Rw]
AA	4	JBC	bitaddr, rel	CA	4	CALLA	cc, caddr
AB	2	CALLI	cc, [Rw]	СВ	2	RET	
AC	2	ASHR	Rw, Rw	CC	2	NOP	
AD	2	JMPR	cc_SGT, rel	CD	2	JMPR	cc_SLT, rel
AE	2	BCLR	bitoff.10	CE	2	BCLR	bitoff.12
AF	2	BSET	bitoff.10	CF	2	BSET	bitoff.12
B0	2	CMPD2	Rw, #data4	D0	2	MOVBS	Rw, Rb
B1	2	CPLB	Rb	D1	-		
B2	4	CMPD2	Rw, mem	D2	4	MOVBS	reg, mem
B3	-			D3	-		
B4	4	MOVB	mem, [Rw]	D4	4	MOV	Rw, [Rw + #data16]
B5	4	EINIT		D5	4	MOVBS	mem, reg
B6	4	CMPD2	Rw, #data16	D6	4	SCXT	reg, mem
B7	4	SRST		D7	-		
B8	2	MOV	[Rw], Rw	D8	2	MOV	[Rw+], [Rw]
B9	2	MOVB	[Rw], Rb	D9	2	MOVB	[Rw+], [Rw]
BA	4	JNBS	bitaddr, rel	DA	4	CALLS	seg, caddr
BB	2	CALLR	rel	DB	2	RETS	
BC	2	ASHR	Rw, #data4	DC	-		
BD	2	JMPR	cc_SLE, rel	DD	2	JMPR	cc_SGE, rel
BE	2	BCLR	bitoff.11	DE	2	BCLR	bitoff.13
BF	2	BSET	bitoff.11	DF	2	BSET	bitoff.13
C0	2	MOVBZ	Rw, Rb	E0	2	MOV	Rw, #data4
C1	-			E1	2	MOVB	Rb, #data4
C2	4	MOVBZ	reg, mem	E2	4	PCALL	reg, caddr
C3	-			E3	-		
C4	4	MOV	[Rw + #data16], Rw	E4	4	MOVB	[Rw + #data16], Rb
C5	4	MOVBZ	mem, reg	E5			

# Instruction Op Codes in Hexadecimal Order (cont'd)

For notes see page 37

Hex- code	Num- ber of bytes	Mnemonic	Operands	Hex- code	Num- ber of bytes	Mnemonic	Operands
E6	4	MOV	reg, #data16	F3	4	MOVB	reg, mem
E7	4	MOVB	reg, #data8	F4	4	MOVB	Rb, [Rw + #data16]
E8	2	MOV	[Rw], [Rw+]	F5	-		
E9	2	MOVB	[Rw], [Rw+]	F6	4	MOV	mem, reg
EA	4	JMPA	cc, caddr	F7	4	MOVB	mem, reg
EB	2	RETP	reg	F8	-		
ĖC	2	PUSH	reg	F9	-		
ED	2	JMPR	cc_UGT, rel	FA	4	JMPS	seg, caddr
EE	2	BCLR	bitoff.14	FB	2	RETI	
EF	2	BSET	bitoff.14	FC	2	POP	reg
F0	2	MOV	Rw, Rw	FD	2	ĴМРК	cc_ULE, rel
F1	2	MOVB	Rb, Rb	FE	2	BCLR	bitoff.15
F2	4	MOV	reg, mem	FF	2	BSET	bitoff.15

## Instruction Op Codes in Hexadecimal Order (cont'd)

### Notes

 These instructions are encoded by means of additional bits in the operand field of the instruction format. Thus, these instructions can be differentiated by means of the second byte, as follows:

x0h - x7h :	Rw, #data3	or	Rb, #data3
x8h - xBh :	Rw, [Rw]	or	Rb, [Rw]
xCh - xFh :	Rw, [Rw + ]	or	Rb, [Rw + ]

For these instructions, only the lowest four GPRs, R0 to R3, can be used as indirect address pointers.

#### Notes on the JMPR instructions

The condition code to be tested for the JMPR instructions is specified by the opcode. Two mnemonic representation alternatives exist for some of the condition codes.

### Notes on the BCLR and BSET instructions

The position of the bit to be set or to be cleared is specified by the opcode. The operand 'bitoff.n' (n = 0 to 15) refers to a particular bit within a bit-adressable word.

### Notes on the undefined opcodes

A hardware trap occurs when one of the undefined opcodes signified by '----' is decoded by the CPU.

### **Special Function Registers Overview**

The following table lists all SFRs which are implemented in the SAB 80C166 in alphabetical order. Bit-addressable SFRs are marked with the letter "b" in column "Name". An SFR can be specified via its individual mnemonic name. Depending on the selected addressing mode, an SFR can be accessed via its physical address (using the Data Page Pointers), or via its short 8-bit address (without using the Data Page Pointers).

Name		Physical Address	8-bit Address	Description	Reset Value
ADCIC	b FF98h CCh A D Converter End of Conversion Interrupt Control Register		0000h		
ADCON	b	FFA0h	D0h	A D Converter Control Register	
ADDAT		FEA0h	50h	A D Converter Result Register	0000h
ADEIC	b	FF9Ah	CDh	A D Converter Overrun Error Interrupt Control Register	0000h
CAPREL		FE4Ah	25h	GPT2 Capture: Reload Register	0000h
CC0		FE80h	40h	CAPCOM Register 0	0000h
CCOIC	b	FF78h	BCh	CAPCOM Register 0 Interrupt Control Register	0000h
CC1		FE82h	41h	CAPCOM Register 1	0000h
CC1IC	b	FF7Ah	BDh	CAPCOM Register 1 Interrupt Control Register	0000h
CC2		FE84h	42h	CAPCOM Register 2	0000h
CC2IC	b	FF7Ch	BEh	CAPCOM Register 2 Interrupt Control Register	0000h
ССЗ		FE86h	43h	CAPCOM Register 3	0000h
CC3IC	b	FF7Eh	BFh	CAPCOM Register 3 Interrupt Control Register	
CC4		FE88h	44h	CAPCOM Register 4	
CC4IC	b	FF80h	C0h	CAPCOM Register 4 Interrupt Control Register	0000h
CC5		FE8Ah	45h	CAPCOM Register 5	0000h
CC5IC	b	FF82h	C1h	CAPCOM Register 5 Interrupt Control Register	0000h
CC6		FE8Ch	46h	CAPCOM Register 6	0000h
CC6IC	b	FF84h	C2h	CAPCOM Register 6 Interrupt Control Register	0000h
CC7		FE8Eh	47h	CAPCOM Register 7	0000h
CC7IC	b	FF86h	C3h	CAPCOM Register 7 Interrupt Control Register	0000h
CC8		FE90h	48h	CAPCOM Register 8	0000h
CC8IC	b	FF88h	C4h	CAPCOM Register 8 Interrupt Control Register	0000h
CC9	_	FE92h	49h	CAPCOM Register 9	0000h
CC9IC	b	FF8Ah	C5h	CAPCOM Register 9 Interrupt Control Register	0000h
CC10		FE94h	4Ah	CAPCOM Register 10	0000h
CC10IC	b	FF8Ch	C6h	CAPCOM Register 10 Interrupt Control Register	0000h

# Special Function Registers Overview (cont'd)

Name		Physical Address	8-bit Address	Description	Reset Value
CC11		FE96h	4Bh	CAPCOM Register 11	0000h
CC11IC	b	FF8Eh	C7h	CAPCOM Register 11 Interrupt Control Register	0000h
CC12		FE98h	4Ch	CAPCOM Register 12	0000h
CC12IC	b	FF90h	C8h	CAPCOM Register 12 Interrupt Control Register	0000h
CC13		FE9Ah	4Dh	CAPCOM Register 13	0000h
CC13IC	b	FF92h	C9h	CAPCOM Register 13 Interrupt Control Register	0000h
CC14		FE9Ch	4Eh	CAPCOM Register 14	0000h
CC14IC	b	FF94h	CAh	CAPCOM Register 14 Interrupt Control Register	0000h
CC15		FE9Eh	4Fh	CAPCOM Register 15	0000h
CC15IC	b	FF96h	CBh	CAPCOM Register 15 Interrupt Control Register	0000h
CCM0	b	FF52h	A9h	CAPCOM Mode Control Register 0	0000h
CCM1	b	FF54h	AAh	CAPCOM Mode Control Register 1	0000h
CCM2	b	FF56h	ABh	CAPCOM Mode Control Register 2	0000h
ССМЗ	b	FF58h	ACh	CAPCOM Mode Control Register 3	0000h
СР		FE10h	08h	CPU Context Pointer Register	FC00h
CRIC	b	FF6Ah	B5h	GPT2 CAPREL Interrupt Control Register	0000h
CSP		FE08h	04h	CPU Code Segment Pointer Register (2 bits. read only)	0000h
DP0	b	FF02h	81h	Port 0 Direction Control Register	0000h
DP1	b	FF06h	83h	Port 1 Direction Control Register	0000h
DP2	b	FFC2h	E1h	Port 2 Direction Control Register	0000h
DP3	b	FFC6h	E3h	Port 3 Direction Control Register	0000h
DP4	b	FF0Ah	85h	Port 4 Direction Control Register (2 bits)	0000h
DPP0		FE00h	00h	CPU Data Page Pointer 0 Register (4 bits)	0000h
DPP1		FE02h	01h	CPU Data Page Pointer 1 Register (4 bits)	0001h
DPP2		FE04h	02h	CPU Data Page Pointer 2 Register (4 bits)	0002h
DPP3		FE06h	03h	CPU Data Page Pointer 3 Register (4 bits)	0003h
MDC	b	FF0Eh	87h	CPU Multiply Divide Control Register	0000h
MDH		FE0Ch	06h	CPU Multiply Divide Register – High Word	0000h
MDL		FE0Eh	07h	CPU Multiply Divide Register – Low Word	0000h
ONES		FF1Eh	8Fh	Constant Value 1's Register (read only)	FFFFh

# Special Function Registers Overview (cont'd)

Name		Physical Address	8-bit Address	Description	Reset Value
P0	b	FF00h	80h	Port 0 Register	0000h
P1	b	FF04h	82h	Port 1 Register	0000h
P2	b	FFC0h	E0h	Port 2 Register	0000h
P3	b	FFC4h	E2h	Port 3 Register	0000h
P4	b	FF08h	84h	Port 4 Register (2 bits)	0000h
P5	b	FFA2h	D1h	Port 5 Register (10 bits, read only)	XXXXh
PECC0		FEC0h	60h	PEC Channel 0 Control Register	0000h
PECC1		FEC2h	61h	PEC Channel 1 Control Register	0000h
PECC2		FEC4h	62h	PEC Channel 2 Control Register	0000h
PECC3		FEC6h	63h	PEC Channel 3 Control Register	0000h
PECC4		FEC8h	64h	PEC Channel 4 Control Register	0000h
PECC5	-	FECAh	65h	PEC Channel 5 Control Register	0000h
PECC6		FECCh	66h	PEC Channel 6 Control Register	0000h
PECC7		FECEh	67h	PEC Channel 7 Control Register	
PSW	b	FF10h	88h	CPU Program Status Word	0000h
S0BG		FEB4h	5Ah	Serial Channel 0 Baud Rate Generator Reload Register	0000h
SOCON	b	FFB0h	D8h	Serial Channel 0 Control Register	0000h
SOEIC	b	FF70h	B8h	Serial Channel 0 Error Interrupt Control Register	0000h
SORBUF		FEB2h	59	Serial Channel 0 Receive Buffer Register (read only)	XXXXh
SORIC	b	FF6Eh	B7h	Serial Channel 0 Receive Interrupt Control Register	0000h
SOTBUF		FEB0h	58h	Serial Channel 0 Transmit Buffer Register (write only)	0000h
S0TIC	b	FF6Ch	B6h	Serial Channel 0 Transmit Interrupt Control Register	0000h
S1BG		FEBCh	5Eh	Serial Channel 1 Baud Rate Generator Reload Register	0000h
S1CON	b	FFB8h	DCh	Serial Channel 1 Control Register	ʻ 0000'h
S1EIC	b	FF76h	BBh	Serial Channel 1 Error Interrupt Control Register	0000h
SIRBUF		FEBAh	5Dh	Serial Channel 1 Receive Buffer Register (read only)	XXXXh
SIRIC	b	FF74h	BAh	Serial Channel 1 Receive Interrupt Control Register	0000h
S1TBUF		FEB8h	5Ch	Serial Channel 1 Transmit Buffer Register (write only)	0000h
S1TIC	b	FF72h	B9h	Serial Channel 1 Transmit Interrupt Control Register	0000h
SP		FE12h	09h	CPU System Stack Pointer Register	FC00h

# Special Function Registers Overview (cont'd)

Name		Physical Address	8-bit Address	Description	Reset Value
STKOV		FE14h	0Ah	CPU Stack Overflow Pointer Register	FA00h
STKUN		FE16h	0Bh	CPU Stack Underflow Pointer Register	FC00h
SYSCON	b	FF0Ch	86h	CPU System Configuration Register	0XX0h")
то		FE50h	28h	CAPCOM Timer 0 Register	0000h
T01CON	b	FF50h	A8h	CAPCOM Timer 0 and Timer 1 Control Register	0000h
тоіс	b	FF9Ch	CEh	CAPCOM Timer 0 Interrupt Control Register	0000h
TOREL		FE54h	2Ah	CAPCOM Timer 0 Reload Register	0000h
T1		FE52h	29h	CAPCOM Timer 1 Register	0000h
TIIC	b	FF9Eh	CFh	CAPCOM Timer 1 Interrupt Control Register	0000h
T1REL		FE56h	2Bh	CAPCOM Timer 1 Reload Register	0000h
T2		FE40h	20h	GPT1 Timer 2 Register	0000h
T2CON	b	FF40h	A0h	GPT1 Timer 2 Control Register	0000h
T2IC	b	FF60h	B0h	GPT1 Timer 2 Interrupt Control Register	0000h
гз		FE42h	21h	GPT1 Timer 3 Register	0000h
T3CON	b	FF42h	A1h	GPT1 Timer 3 Control Register	0000h
ГЗІС	b	FF62h	B1h	GPT1 Timer 3 Interrupt Control Register	0000h
Γ4		FE44h	22h	GPT1 Timer 4 Register	0000h
T4CON	b	FF44h	A2h	GPT1 Timer 4 Control Register	0000h
T4IC	b	FF64h	B2h	GPT1 Timer 4 Interrupt Control Register	0000h
T5		FE46h	23h	GPT2 Timer 5 Register	0000h
T5CON	b	FF46h	A3h	GPT2 Timer 5 Control Register	0000h
T5IC	b	FF66h	B3h	GPT2 Timer 5 Interrupt Control Register	0000h
Т6		FE48h	24h	GPT2 Timer 6 Register	0000h
T6CON	b	FF48h	A4h	GPT2 Timer 6 Control Register	0000h
T6IC	b	FF68h	B4h	GPT2 Timer 6 Interrupt Control Register	0000h
TFR	b	FFACh	D6h	Trap Flag Register	0000h
WDT		FEAEh	57h	Watchdog Timer Regişter (read only)	0000h
WDTCON	1	FFAEh	D7h	Watchdog Timer Control Register	0000h
ZEROS	b	FF1Ch	8Eh	Constant Value 0's Register (read only)	0000h

\*) system configuration selected during reset

# Absolute Maximum Ratings

Ambient temperature under bias $(T_A)$ 0 to + 70 °C
Storage temperature (T <sub>ST</sub> ) – 65 to + 150 °C
Supply Voltage (V <sub>CC</sub> ) + 6.5 V
Input voltage ( $V_{IN}$ min. = - 3.0 V for pulse width less than 15 ns) = - 0.5 to $V_{CC}$ + 0.5 V
Power dissipation tbd

Notes Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

The SAB 80C166 will also be offered in the temperature ranges - 40 to +110 °C and -40 to +85 °C.

All of the following time specifications refer to a CPU clock of 20 MHz which is identical to an oscillator frequency ( $f_{OSC}$ ) of 40MHz.

# **DC Characteristics**

 $T_{\rm A} = 0$  to +70 °C;  $V_{\rm CC} = 5$  V ± 10 %;  $V_{\rm SS} = 0$  V

Parameter	Symbol	Limit	values	Unit	Test condition	
		min.	max.			
Input Low Voltage	V <sub>IL</sub>	- 0.5	0.2 V <sub>CC</sub> - 0.1	V	-	
Input High Voltage (all except RSTIN# and XTAL1)	V <sub>IH</sub>	0.2 V <sub>CC</sub> + 0.9	V <sub>CC</sub> + 0.5	V	-	
Input High Voltage RSTIN#	V <sub>IH1</sub>	0.6 V <sub>CC</sub>	$V_{\rm CC}$ + 0.5	V	-	
Input High Voltage XTAL1	V <sub>IH2</sub>	0.7 V <sub>CC</sub>	$V_{\rm CC}$ + 0.5	V	-	
Output Low Voltage (Ports 0, 1, 4, ALE, RD#, WR#, BHE#, CLKOUT, RSTOUT#)	V <sub>OL</sub>	-	0.4	V	$I_{\rm OL} = 2.4  {\rm mA}$	
Output Low Voltage (all other outputs)	V <sub>OL1</sub>	_	0.4	V	$I_{OL1} = 1.6 \text{ mA}$	
Output High Voltage (Ports 0, 1, 4, ALE, RD#, WR#, BHE#, CLKOUT, RSTOUT#)	V <sub>OH</sub>	0.9 V <sub>CC</sub> 2.4	-	V	$I_{OH} = -100 \ \mu A$ $I_{OH} = -2.4 \ m A$	
Output High Voltage (all other outputs)	V <sub>OH1</sub>	0.9 V <sub>CC</sub> 2.4	-	V V	$I_{OH} = -50 \ \mu A$ $I_{OH} = -1.6 \ m A$	
Input Leakage Current (Ports 0, 1, 2, 3, 4, NMI#, EBC0, EBC1)	I <sub>OZ</sub>	-	±1	μA	0 V < V <sub>in</sub> < V <sub>CC</sub>	

Parameter	Symbol	Limit	Limit values		Test condition	
		min.	max.			
Reset Pullup Resistor	R <sub>RST</sub>	50	150	kΩ	-	
XTAL1 Input Current	IIL	-	tbd	μA	0 V < V <sub>in</sub> < V <sub>CC</sub>	
Pin Capacitance (digital inputs/outputs)	C <sub>IO</sub>	-	10	pF	f = 1  MHz $T_A = 25^{\circ} \text{ C}$	
Power Supply Current	I <sub>CC</sub>	-	180	mA	1/TCL = 40 MHz	
Idle Mode Supply Current	I <sub>ID</sub>	-	20	mA	1/TCL = 40 MHz	
Power Down Mode Supply Current	I <sub>PD</sub>	-	100	μA	$V_{\rm CC}$ = 2.5 V <sup>1</sup> )	

## **A/D Converter Characteristics**

 $T_{\rm A} = 0$  to +70 °C;  $V_{\rm CC} = 5$  V ± 10 %;  $V_{\rm SS} = 0$  V;  $V_{\rm AREF} = V_{\rm CC} \pm 0.2$  V;  $V_{\rm AGND} = V_{\rm SS} \pm 0.2$  V


Parameter	Symbol	Limit	values	Unit	Test condition	
		min.	max.			
Analog Input Voltage	V <sub>AIN</sub>	$V_{\rm SS} - 0.2$	$V_{\rm CC}$ + 0.2	V	-	
Analog Input Capacitance	CI	-	70	pF	-	
Sample Time	ts	-	63 TCL		2)	
Conversion Time	t <sub>C</sub>	-	390 TCL		3)	
Total Unadjusted Error	TUE	-	±2	LSB	-	
VAREF Supply Current	IREF	-	5	mA	4)	
Analog Input Current	I <sub>AIN</sub>	-	± 500	nA	5)	

## Notes


- This parameter is tested including leakage currents. All inputs (including pins configured as inputs) at 0 V to 0.1 V or at V<sub>CC</sub> -0.1 V to V<sub>CC</sub>, V<sub>AREF</sub> = 0 V, all outputs (including pins configured as outputs) disconnected.
- This parameter specifies the time during which the input capacitance C<sub>1</sub> can be charged/decharged by the external source. It must be guaranteed, that the input capacitance C<sub>1</sub> is fully loaded within these 63 TCLs.
  63 TCL is 1.575 μs at 20 MHz CPU clock. After the end of the sample time t<sub>s</sub>, changes of the analog input voltage have no effect on the conversion result.
- 3) This parameter includes the sample time TS. 390 TCL is 9.75 µs at 20 MHz CPU clock.
- 4) I<sub>REF</sub> in Power Down Mode: TBD
- 5) This parameter specifies the static input current for an analog input channel, e.g. when the channel is not selected for conversion.

# **AC Characteristics**

## **Testing Waveforms**




AC Inputs during testing are driven at 2.4 V for a logic '1' and 0.4 V for a logic '0'. Timing measurements are made at  $V_{IH}$  min for a logic '1' and  $V_{IL}$  max for a logic '0'.



For timing purposes a port pin is no longer floating when a 100 mV change from load voltage occurs, but begins to float when a 100 mV change from the loaded  $V_{OH'}V_{OL}$  level occurs ( $I_{OH'}I_{OL} = 20$  mA).

In the AC Characteristics waveforms, the mid-point of a signal transition is mostly used as the timing reference point. If not specifically specified in the drawings, the exact timing reference points are given by the parameter description according to the following figures (test voltage levels and float state references shown on previous page):




٠

# AC Characteristics (cont'd)

## External Clock Drive XTAL1

 $T_{\rm A} = 0$  to + 70 °C;  $V_{\rm CC} = 5$  V ± 10 %;  $V_{\rm SS} = 0$  V


Parameter	Symbol	CPU Clock 20 MHz		Variable Timing 1/TCL = 2 to 40 MHz		Unit
		min.	max.	min.	max.	1
Oscillator Period	TCL	25	25	25	500	ns
High Time	t <sub>1</sub>	6	-	6	-	ns
Low Time	t2	6	-	6	-	ns
Rise Time	t <sub>3</sub>	-	5	-	5	ns
Fall Time	t4	-	5	_	5	ns



## CLKOUT and READY#

 $T_A = 0$  to +70 °C;  $V_{CC} = 5 V \pm 10 \%$ ;  $V_{SS} = 0 V$ ;  $C_L$  (for Ports 0, 1 and 4, ALE, RD#, WR#, BHE#, CLKOUT) = 100 pF

Parameter	Symbol	CPU Clock 20 MHz		Variable Timing 1/TCL = 2 to 40 MHz		Unit
		min.	max.	min.	max.	
CLKOUT Cycle Time	t <sub>29</sub>	50	50	2TCL	2TCL	ns
CLKOUT High Time	t <sub>30</sub>	15	-	TCL - 10	-	ns
CLKOUT Low Time	t <sub>31</sub>	15	-	TCL - 10	-	ns
CLKOUT Rise Time	t <sub>32</sub>	-	5	-	5	ns
CLKOUT Fall Time	t <sub>33</sub>	<del>.</del>	5	-	5	ns
ALE Rising to CLKOUT Falling Edge	t <sub>34</sub>	0	10	0	10	ns
Synchronous READY# Setup Time to CLKOUT	t <sub>35</sub>	10	-	10	-	ns
Synchronous READY# Hold Time after CLKOUT	t <sub>36</sub>	10	-	10	-	ns
Asynchronous READY# Hold Time	t <sub>37</sub>	65	-	2TCL + 15	-	ns



### Multiplexed Bus with Read/Write Delay.

 $T_A = 0$  to + 70 °C;  $V_{CC} = 5 V \pm 10 \%$ ;  $V_{SS} = 0 V$ ;  $C_L$  (for Ports 0, 1 and 4, ALE, RD#, WR#, BHE#, CLKOUT) = 100 pF; ALE cycle time = 6 TCL (150 ns at 20 MHz CPU clock)

Parameter	Symbol	CPU Clock 20 MHz			Variable Timing 1/TCL = 2 to 40 MHz	
		min.	max.	min.	max.	
ALE High Time	t <sub>5</sub>	15	-	TCL - 10	-	ns
Address Setup to ALE	t <sub>6</sub>	10	-	TCL - 15	-	ns
Address Hold after ALE	t <sub>7</sub>	15	-	TCL - 10	-	ns
ALE Falling Edge to RD#, WR#	t <sub>8</sub>	15	-	TCL - 10	-	ns
Address Float after RD#, WR#	t <sub>10</sub>	-	5	-	5	ns
RD#, WR# Low Time	t <sub>12</sub>	40	-	2TCL - 10	-	ns
RD# to Valid Data In	t <sub>14</sub>	-	35		2TCL - 15	ns
ALE Low to Valid Data In	t <sub>16</sub>	-	60	-	3TCL - 15	ns
Address to Valid Data In	t <sub>17</sub>	-	75	-	4TCL - 25	ns
Data Hold after RD# Rising Edge	t <sub>18</sub>	0	-	0	-	ns
Data Float after RD#	t <sub>19</sub>	-	35	-	2TCL - 15	ns
Data Valid to WR#	t <sub>22</sub>	35	-	2TCL - 15	-	ns
Data Hold after WR#	t23	35	-	2TCL - 15	-	ns
ALE rising edge after RD#, WR#	t <sub>25</sub>	35	-	2TCL - 15	-	ns
Address Hold after RD#, WR#	t <sub>27</sub>	35	-	2TCL – 15	-	ns






Figure 12




## Multiplexed Bus without Read/Write Delay

 $T_A$  = 0 to +70 °C;  $V_{CC}$  = 5 V ± 10 %;  $V_{SS}$  = 0 V;  $C_L$  (for Ports 0, 1 and 4, ALE, RD#, WR#, BHE#, CLKOUT) = 100 pF ALE cycle time = 6 TCL (150 ns at 20 MHz CPU clock)

Parameter	Symbol	CPU Clock 20 MHz		Variable Timing 1/TCL = 2 to 40 MHz		Unit
		min.	max.	min.	max.	
ALE High Time	t <sub>5</sub>	15	-	TCL - 10	-	ns
Address Setup to ALE	t <sub>6</sub>	10	-	TCL - 15	-	ns
Address Hold after ALE	t <sub>7</sub>	15	-	TCL - 10	-	ns
ALE Falling Edge to RD#, WR#	t <sub>9</sub>	- 10	-	- 10	_	ns
Address Float after RD#, WR#	t <sub>11</sub>	-	30	-	TCL + 5	ns
RD#, WR# Low Time	t <sub>13</sub>	65	-	3TCL - 10		ns
RD# to Valid Data In	t <sub>15</sub>	-	60	-	3TCL – 15	ns
ALE Low to Valid Data In	t <sub>16</sub>	-	60	-	3TCL - 15	ns
Address to Valid Data In	t <sub>17</sub>	-	75	-	4TCL - 25	ns
Data Hold after RD# Rising Edge	t <sub>18</sub>	0	-	0	-	ns
Data Float after RD#	t <sub>19</sub>	-	35	-	2TCL - 15	ns
Data Valid to WR#	t <sub>22</sub>	35	-	2TCL - 15	-	ns
Data Hold after WR#	t <sub>23</sub>	35	-	2TCL - 15	-	ns
ALE rising edge after RD#, WR#	t <sub>25</sub>	35	-	2TCL - 15	-	ns
Address Hold after RD#, WR#	t <sub>27</sub>	35	-	2TCL - 15	-	ns








### Non-Multiplexed Bus with Read/Write Delay


 $T_A$  = 0 to +70 °C;  $V_{CC}$  = 5 V ± 10 %;  $V_{SS}$  = 0 V;  $C_L$  (for Ports 0, 1 and 4, ALE, RD#, WR#, BHE#, CLKOUT) = 100 pF ALE cycle time = 4 TCL (100 ns at 20 MHz CPU clock)

Parameter	Symbol	CPU Clock 20 MHz		Variable 1/TCL = 2	Unit	
		min.	max.	min.	max.	
ALE High Time	t <sub>5</sub>	15	-	TCL - 10	-	ns
Address Setup to ALE	t <sub>6</sub>	10	-	TCL - 15	-	ns
ALE Falling Edge to RD#, WR#	t <sub>8</sub>	15	-	TCL - 10	-	ns
RD#, WR# Low Time	t <sub>12</sub>	40	-	2TCL - 10	-	ns
RD# to Valid Data In	t <sub>14</sub>	-	35	-	2TCL - 15	ns
ALE Low to Valid Data In	t <sub>16</sub>	-	60	-	3TCL - 15	ns
Address to Valid Data In	t <sub>17</sub>	-	75	-	4TCL - 25	ns
Data Hold after RD# Rising Edge	t <sub>18</sub>	0	-	0	-	ns
Data Float after RD# ')	t <sub>20</sub>	-	35	-	2TCL - 15	ns
Data Valid to WR#	t <sub>22</sub>	35	-	2TCL - 15	-	ns
Data Hold after WR#	t <sub>24</sub>	15	-	TCL - 10	-	ns
ALE rising edge after RD#, WR#	t <sub>26</sub>	- 10	-	- 10	-	ns
Address Hold after RD#, WR#	t <sub>28</sub>	0	-	0	-	ns

") This time may be longer if no external bus conflict can occur. For example, this requirement is always met if only code but no data are accessed externally.








### Non-Multiplexed Bus without Read/Write Delay


 $T_A = 0$  to +70 °C;  $V_{CC} = 5 V \pm 10 \%$ ;  $V_{SS} = 0 V$ ;  $C_L$  (for Ports 0, 1 and 4, ALE, RD#, WR#, BHE#, CLKOUT) = 100 pF ALE cycle time = 4 TCL (100 ns at 20 MHz CPU clock)

Parameter	Symbol	CPU Clock 20 MHz		Variable Timing 1/TCL = 2 to 40 MHz		Unit
		min.	max.	min.	max.	
ALE High Time	t <sub>5</sub>	15	-	TCL - 10	-	ns
Address Setup to ALE	t <sub>6</sub>	10	-	TCL - 15	-	ns
ALE Falling Edge to RD#, WR#	t <sub>9</sub>	- 10	-	- 10	-	ns
RD#, WR# Low Time	t <sub>13</sub>	65	-	3TCL - 10	-	ns
RD# to Valid Data In	t <sub>15</sub>	-	60	-	3TCL - 15	ns
ALE Low to Valid Data In	t <sub>16</sub>	-	60	-	3TCL - 15	ns
Address to Valid Data In	t <sub>17</sub>	-	75	-	4TCL - 25	ns
Data Hold after RD# Rising Edge	t <sub>18</sub>	0	-	0	-	ns
Data Float after RD# "	t <sub>21</sub>	-	15	-	TCL - 10	ns
Data Valid to WR#	t <sub>22</sub>	35	-	2TCL - 15	-	ns
Data Hold after WR#	t <sub>24</sub>	15	-	TCL - 10	-	ns
ALE rising edge after RD#, WR#	t <sub>26</sub>	- 10	-	- 10	-	ns
Address Hold after RD#, WR#	t <sub>28</sub>	0	-	0	-	ns


") This time may be longer if no external bus conflict can occur. For example, this requirement is always met if only code but no data are accessed externally.







# **Package Outlines**



# SAB 80C166/83C166

## **Top Tech Semiconductors – Worldwide**

A

Siemens AG Österreich Postfach 326 **1031 Wien** (01) 71711-5661 (IIII 1372-10) FAX (01) 71711-5973

(NIS) Siemens Ltd., Head Office 544 Church Street Richmond (Melbourne), Vic. 3121 @ (03) 4207111, TX 30425 FAX (03) 4207275

#### 働

Siemens S.A. chaussée de Charleroi 116 1060 Bruxelles @ (02) 536-2111, TX 21347 FAX (02) 536-2492

#### (BR)

ICOTRON S.A. Indústria de Componentes Eletrônicos Avenida Mutinga, 3650-6º andar **05150 São Paulo-SP 2** (011) 833-2211 III 1-81001 FAX (011) 831-4006

#### CON

Siemens Electric Limited Electronic Components Division 1180 Courtney Park Drive Mississauga, Ontario L5T 1P2 **2** (416) 5641995 TX (069) 68841 FAX (416) 670-6563

#### (CH)

Siemens-Albis AG Freilagerstraße 28 8047 Zürich & (01) 495-3111, Tx 823781-23 FAX (01) 495-5050

#### $\bigcirc$

Siemens AG Salzufer 6–8 **1000 Berlin 10** (030) 3993-0 IX 17308196 sieznvb FAX (030) 3993-2490 Ttx 308196 = sieznvb

### Siemens Aktiengesellschaft

Siemens AG Lahnweg 10 Postfach 1115 **4000 Düsseldorf 1 1** (0211) 399-0 Ttx 21134401 FAX (0211) 399-1481

Siemens AG Rödelheimer Landstraße 5–9 Postfach 111733 **6000 Frankfurt 1** ☎ (069) 797-0 ™ 4141650 FAX (069) 797-2582

Siemens AG Lindenplatz 2 Postfach 105609 **2000 Hamburg 1** ☎ (040) 2889-0 TI 215584-0 FAX (040) 2889-3096

Siemens AG **Hannover** Hildesheimer Str. 7 Postfach 110551 3014 Laatzen **2** (0511) 877-0 Txl 922333 FAX (0511) 877-2078

Siemens AG Richard-Strauss-Straße 76 Postfach 202109 8000 München 80 1 (089) 9221-4391, 4138 1 529421-19 FAX (089) 9221-4692 Tix 8985084

Siemens AG Von-der-Tann-Straße 30 Postfach 4844 **8500 Nürnberg 1 2** (0911) 654-0 TX 622251-0 FAX (0911) 654-6505

Siemens AG Geschwister-Scholl-Straße 24 Postfach 106026 **7000 Stuttgart 1** ☎ (0711) 2076-0 Ⅲ 723941-50 FAX (0711) 2076-2448

#### OK

Siemens A/S Borupvang 3 **2750 Ballerup** ☎ (44) 774477, T⊠ 1258222 FAX (44) 774017

E

Siemens S.A. Departamento de Componentes Orense, 2 Apartado 155 **28020 Madrid 26** (01) 5552500, **1**2 44191 FAX (01) 5565408

(F) Siemens S.A. 39/47, Bd. Ornano 93527 Saint-Denis CEDEX 2 ☎ (1) 49223100, 1 234077 FAX (1) 49223970

(38) Siemens plc Siemens House Windmill Road Sunbury on Thames Middlesex TW16 7HS ☎ (0932) 752022, T⊠ 8951091 FAX (0932) 752635

(GR) Siemens AE Paradissou & Artemidos PO.B. 61011 15110 Amaroussio/Athen ☎ (01) 6864111, [조] 216292 FAX (01) 6864299

Chridt & Co. (H.K.) Ltd. 18/Fl., Great Eagle Centre 23 Harbour Road

Wanchai Hong Kong 8 852/8330222 IX 74766 schmc hx FAX 8382652

 $\bigcirc$ 

Siemens S.p.A. Div. Componenti, Impiante per la Grafica e il Segnalamento Via Fabio Filzi, 25/A Casella Postale 10388 **20110 Milano** © (02) 6766-1, TX 330261 FAX (02) 6766-4395

### IND

Siemens Ltd. Head Office 134-A, Dr. Annie Besant Road, Worli PO.B. 6597 Bombay 400018 © (022) 4938786, TX 1175142 FAX (022) 4940240

### 

Siemens Limited Electronic Components Division 8 Raglan Road **Dublin 4** ( 01) 684727, IX 93744 FAX (01) 684633

### J

Fuji Electronic Components Ltd. New Yurakucho Bldg., 8F 12-1 Yurakucho 1-Chome, Chiyoda-ku **Tokyo 100** ☎ (03) 201-2401, 1 32182 FAX (03) 201-8809

### $\bigcirc$

Siemens A/S Østre Aker vei 90 Postboks 10, Veitvet **0518 Oslo 5 26** (02) 633000, TX 78477 FAX (02) 633805

(NL) Siemens Nederland N.V. Postb. 16068 2500 BB Den Haag ☎ (070) 3333333, fx 31373 FAX (070) 3332790

### P

Siemens S.A. Estrada Nacional 117, Km 2,6 Alfragide **2700 Amadora 3** (01) 4170011, TE 62955 FAX (01) 4172870

### RA

Siemens S.A. Avenida Pte. Julio A. Roca 516 Casilla Correo Central 1232 **1067 Buenos Aires** ☎ (01) 300411, [五] 21812 FAX (01) 3319997

### RC

Tai Engineering Co., Ltd. 6th Fl., Central Building 108, Chung Shan North Road, Sec. 2 PO. Box 68-1882 **Taipei 10449** ☎ (02) 5234700 TI 27860 taiengco FAX (02) 5367070

#### ROK

Siemens Ltd. PO.Box 3001 Seoul (02) 275-6111 IX 23229 FAX (02) 2752170

### $\odot$

Siemens Components Österögatan 1 Box 46 S-164 93 Kista ☎ (08) 7033500, ፲ 11672 FAX (08) 7033501

### SF

Siemens Osakeyhtiö P.O.B 60

02601 ESPOO ☎ (9) 0 51051, Tx 124465 FAX (9) 0 51052398

### SEP

Siemens Components Pte. Ltd. Promotion Office Blk 47 Ayer Rajah Crescent No. 06-12 **Singapore 0513** 2550811, IX RS 21000 FAX 7770813, 7754504

### TR

SIMKO Ticaret ve Sanayi A.S. Meclisi Mebusan Cad. No. 125 PK. 1001, 80007 Karaköy 80040 Findikli ☎ (01) 1510900 ㎡ 24233 sies tr FAX (01) 1524134

#### USA

Integrated Circuits; ASIC Products; Power Semiconductors: Siemens Components, Inc. Integrated Circuits Division 2191 Laurelwood Road Santa Clara, CA 95054-1514 ☎ (408) 980-4500 III 989791 FAX (408) 980-4596

#### Optoelectronics:

Siemens Components, Inc. Optoelectronics Division 19000 Homestead Road **Cupertino, CA 95014** ☎ (408) 257-7910 III 352084 sie lit opto FAX (408) 725-3439

Discrete Semiconductors: Siemens Components, Inc. Special Products Division 186 Wood Avenue South Iselin, NJ 08830 ☎ (201) 906-4300 ™ 844491 sie isln a FAX (201) 632-2830

ZA

Siemens Limited Siemens House, P.O.B. 4583

Johannesburg 2000 ☎ (011) 3151950, IX 450091 FAX (011) 3151968

02/92

Notes



Published by Semiconductor Group

Siemens Aktiengesellschaft

Ordering No. B158-B6226-X-X-7600 Printed in Germany DA 05924.