

*4M x 16Bit CMOS Dynamic RAM with Fast Page Mode*

**DESCRIPTION**

This is a family of 4,194,304 x16 bit Fast Page Mode CMOS DRAMs. Fast Page Mode offers high speed random access of memory cells within the same row. Refresh cycle(4K Ref. or 8K Ref.), access time(-5, -6 or -7) and power consumption(Normal or Low power) are optional features of this family. All of this family have  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh,  $\overline{\text{RAS}}$ -only refresh and Hidden refresh capabilities. Furthermore, self-refresh operation is available in L- version. This 4Mx16 Fast Page Mode DRAM family is fabricated using Samsung's advanced CMOS process to realize high band-width, low power consumption and high reliability.

**FEATURES**

• Part Identification

- KM416V4000A/A-L (3.3V, 8K Ref.)
- KM416V4100A/A-L (3.3V, 4K Ref.)

• Active Power Consumption Unit : mW

Speed	8K	4K
-5	396	540
-6	360	504
-7	324	468

- Fast Page Mode operation
- 2  $\overline{\text{CAS}}$  Byte/Word Read/Write operation
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh capability
- $\overline{\text{RAS}}$ -only and Hidden refresh capability
- Self-refresh capability(L-ver only)
- LVTTTL(3.3V) compatible inputs and outputs
- Early Write or output enable controlled write
- JEDEC Standard pinout
- Available in Plastic TSOP(II) package
- +3.3V±0.3V power supply

• Refresh cycles


Part NO.	Refresh cycle	Refresh time	
		Normal	L-ver
KM416V4000A*	8K	64ms	128ms
KM416V4100A	4K		

- \* Access mode &  $\overline{\text{RAS}}$  only refresh mode : 8K cycle/64ms
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  & Hidden refresh mode : 4K cycle/64ms

• Performance range:

Speed	t <sub>RAC</sub>	t <sub>CAC</sub>	t <sub>RC</sub>	t <sub>PC</sub>
-5	50ns	13ns	90ns	35ns
-6	60ns	15ns	110ns	40ns
-7	70ns	17ns	130ns	45ns

**FUNCTIONAL BLOCK DIAGRAM**




Note) \*1 : 4K Refresh

SAMSUNG ELECTRONIC CO., LTD. reserves the right to change products and specifications without notice.

**PIN CONFIGURATION (Top Views)**

• KM416V40(1)00AS



\* Note : A12 --> 8K Product(KM416V4000A)  
N.C --> 4K Product(KM416V4100A)

Pin Name	Pin Function
A0 - A12	Address Inputs(8K Product)
A0 - A11	Address Inputs(4K Product)
DQ0 -15	Data In/Out
Vss	Ground
$\overline{RAS}$	Row Address Strobe
$\overline{UCAS}$	Upper Column Address Strobe
$\overline{LCAS}$	Lower Column Address Strobe
$\bar{W}$	Read/Write Input
OE	Data Outputs Enable
VCC	Power(+3.3V)
N.C	No Connection

### ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Units
Voltage on any pin relative to $V_{SS}$	$V_{IN}, V_{OUT}$	-0.5 to +4.6	V
Voltage on $V_{CC}$ supply relative to $V_{SS}$	$V_{CC}$	-0.5 to +4.6	V
Storage Temperature	$T_{stg}$	-55 to +150	°C
Power Dissipation	$P_D$	1	W
Short Circuit Output Current	$I_{OS}$	50	mA

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### RECOMMENDED OPERATING CONDITIONS (Voltages referenced to $V_{SS}$ , $T_A = 0$ to $70$ °C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	$V_{CC}$	3.0	3.3	3.6	V
Ground	$V_{SS}$	0	0	0	V
Input High Voltage	$V_{IH}$	2.0	-	$V_{CC} + 0.3^{*1}$	V
Input Low Voltage	$V_{IL}$	$-0.3^{*2}$	-	0.8	V

\*1 :  $V_{CC} + 1.3V/15ns$ , Pulse width is measured at  $V_{CC}$ .

\*2 :  $-1.3V/15ns$ , Pulse width is measured at  $V_{SS}$ .

### DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Min	Max	Units
Input Leakage Current (Any input $0 \leq V_{IN} \leq V_{CC} + 0.3V$ , all other pins not under test = 0 volt.)	$I_{I(L)}$	-5	5	$\mu A$
Output Leakage Current (Data out is disabled, $0V \leq V_{OUT} \leq V_{CC}$ )	$I_{O(L)}$	-5	5	$\mu A$
Output High Voltage Level ( $I_{OH} = -2mA$ )	$V_{OH}$	2.4	-	V
Output Low Voltage Level ( $I_{OL} = 2mA$ )	$V_{OL}$	-	0.4	V

**DC AND OPERATING CHARACTERISTICS** (Recommended operating conditions unless otherwise noted.)

Symbol	Power	Speed	Max		Units
			KM416V4000A	KM416V4100A	
Icc1	Don't care	-5	110	150	mA
		-6	100	140	mA
		-7	90	130	mA
Icc2	Normal L	Don't care	2	2	mA
			2	2	mA
Icc3	Don't care	-5	110	150	mA
		-6	100	140	mA
		-6	90	130	mA
Icc4	Don't care	-5	90	90	mA
		-6	80	80	mA
		-7	70	70	mA
Icc5	Normal L	Don't care	500	500	$\mu$ A
			300	300	$\mu$ A
Icc6	Don't care	-5	150	150	mA
		-6	140	140	mA
		-7	130	130	mA
Icc7	L	Don't care	550	550	$\mu$ A
Icc8	L	Don't care	450	450	$\mu$ A

Icc1\* : Operating Current ( $\overline{RAS}$ ,  $\overline{UCAS}$ ,  $\overline{LCAS}$ , Address cycling @tRC=min.)

Icc2 : Standby Current ( $\overline{RAS}=\overline{UCAS}=\overline{LCAS}=\overline{W}=V_{IH}$ )

Icc3\* :  $\overline{RAS}$ -Only Refresh Current ( $\overline{UCAS}=\overline{LCAS}=V_{IH}$ ,  $\overline{RAS}$ , Address cycling @tRC=min.)

Icc4\* : Fast Page Mode Current ( $\overline{RAS}=V_{IL}$ ,  $\overline{UCAS}$  or  $\overline{LCAS}$ , Address cycling @tPC=min.)

Icc5 : Standby Current ( $\overline{RAS}=\overline{UCAS}=\overline{LCAS}=\overline{W}=V_{CC}-0.2V$ )

Icc6\* :  $\overline{CAS}$ -before- $\overline{RAS}$  Refresh Current ( $\overline{RAS}$ ,  $\overline{UCAS}$  or  $\overline{LCAS}$  cycling @tRC=min.)

Icc7 : Battery back-up current, Average power supply current, Battery back-up mode

Input high voltage( $V_{IH}$ )= $V_{CC}-0.2V$ , Input low voltage( $V_{IL}$ )= $0.2V$ ,  $\overline{UCAS}$ ,  $\overline{LCAS}=0.2V$ ,

Din = Don't care, tRC= 31.25 $\mu$ s, tRAS=tRASmin~300 ns

Icc8 : Self Refresh Current

$\overline{RAS}=\overline{UCAS}=\overline{LCAS}=0.2V$ ,  $\overline{W}=\overline{OE}=A0 \sim A11 = V_{CC}-0.2V$  or  $0.2V$ ,

DQ0 ~ DQ15=  $V_{CC}-0.2V$ ,  $0.2V$  or Open

\* NOTE : Icc1, Icc3, Icc4 and Icc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as an average current. In Icc1, Icc3, and Icc6, address can be changed maximum once while  $\overline{RAS}=V_{IL}$ . In Icc4, address can be changed maximum once within one fast page mode cycle time tPC.

**CAPACITANCE** ( $T_A=25^\circ\text{C}$ ,  $V_{CC}=3.3\text{V}$ ,  $f=1\text{MHz}$ )

Parameter	Symbol	Min	Max	Unit
Input capacitance [A0 - A12]	$C_{IN1}$	-	5	pF
Input capacitance [ $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{W}}$ , $\overline{\text{OE}}$ ]	$C_{IN2}$	-	7	pF
Output Capacitance [DQ0 - DQ15]	$C_{DQ}$	-	7	pF

**AC CHARACTERISTICS** ( $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$ , See note 2)

Test condition :  $V_{CC}=3.3\text{V} \pm 0.3\text{V}$ ,  $V_{IH}/V_{IL}=2.2/0.7\text{V}$ ,  $V_{OH}/V_{OL}=2.0/0.8\text{V}$

Parameter	Symbol	- 5		- 6		- 7		Units	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	tRC	90		110		130		ns	
Read-modify-write cycle time	tRWC	133		153		180		ns	
Access time from $\overline{\text{RAS}}$	tRAC		50		60		70	ns	3,4,10
Access time from $\overline{\text{CAS}}$	tCAC		13		15		17	ns	3,4,5
Access time from column address	tAA		25		30		35	ns	3,10
$\overline{\text{CAS}}$ to output in Low-Z	tCLZ	0		0		0		ns	3
Output buffer turn-off delay	tOFF	0	13	0	13	0	15	ns	6
Transition time (rise and fall)	tT	3	50	3	50	3	50	ns	2
$\overline{\text{RAS}}$ precharge time	tRP	30		40		50		ns	
$\overline{\text{RAS}}$ pulse width	tRAS	50	10K	60	10K	70	10K	ns	
$\overline{\text{RAS}}$ hold time	tRSH	13		15		20		ns	
$\overline{\text{CAS}}$ hold time	tCSH	50		60		70		ns	
$\overline{\text{CAS}}$ pulse width	tCAS	13	10K	15	10K	20	10K	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	tRCD	20	37	20	45	20	50	ns	4
$\overline{\text{RAS}}$ to column address delay time	tRAD	15	25	15	30	15	35	ns	10
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	tCRP	5		5		5		ns	
Row address set-up time	tASR	0		0		0		ns	
Row address hold time	tRAH	10		10		10		ns	
Column address set-up time	tASC	0		0		0		ns	13
Column address hold time	tCAH	10		10		15		ns	13
Column address to $\overline{\text{RAS}}$ lead time	tRAL	25		30		35		ns	
Read command set-up time	tRCS	0		0		0		ns	
Read command hold time referenced to $\overline{\text{CAS}}$	tRCH	0		0		0		ns	8
Read command hold time referenced to $\overline{\text{RAS}}$	tRRH	0		0		0		ns	8
Write command hold time	tWCH	10		10		15		ns	
Write command pulse width	tWP	10		10		15		ns	
Write command to $\overline{\text{RAS}}$ lead time	tRWL	15		15		20		ns	
Write command to $\overline{\text{CAS}}$ lead time	tCWL	13		15		20		ns	16

**AC CHARACTERISTICS (Continued)**

Parameter	Symbol	- 5		- 6		- 7		Units	Notes
		Min	Max	Min	Max	Min	Max		
Data set-up time	tDS	0		0		0		ns	9,19
Data hold time	tDH	10		10		15		ns	9,19
Refresh period(4K, Normal)	tREF		64		64		64	ms	
Refresh period(8K, Normal)	tREF		64		64		64	ms	
Refresh period(L -ver)	tREF		128		128		128	ms	
Write command set-up time	tWCS	0		0		0		ns	7
CAS to $\bar{W}$ delay time	tCWD	36		38		45		ns	7,15
RAS to $\bar{W}$ delay time	tRWD	73		83		95		ns	7
Column address to $\bar{W}$ delay time	tAWD	48		53		60		ns	7
CAS precharge to $\bar{W}$ delay time	tCPWD	53		60		70		ns	
CAS set-up time (CAS-before-RAS refresh)	tCSR	10		10		10		ns	17
CAS hold time (CAS-before-RAS refresh)	tCHR	10		10		15		ns	18
RAS to CAS precharge time	tRPC	5		5		5		ns	
Access time from CAS precharge	tCPA		30		35		40	ns	3
Fast Page mode cycle time	tPC	35		40		45		ns	
Fast Page mode read-modify-write cycle time	tPRWC	76		85		100		ns	
CAS precharge time (Fast page cycle)	tCP	10		10		10		ns	14
Access time from CAS(Fast page cycle)	tCACP		15		17		20	ns	
Access time from column address(Fast page)	tAAP		25		30		35	ns	
RAS pulse width (Fast page cycle)	tRASP	50	200K	60	200K	70	200K	ns	
RAS hold time from CAS precharge	tRHCP	30		35		40		ns	
OE access time	tOEA		13		15		17	ns	
OE to data delay	tOED	13		13		15		ns	
Output buffer turn off delay time from OE	tOEZ	0	13	0	13	0	15	ns	6
OE command hold time	tOEH	13		15		20		ns	
Write command set-up time(Test mode in)	tWTS	10		10		10		ns	11
Write command hold time(Test mode in)	tWTH	15		15		15		ns	11
W to RAS precharge time(C-B-R refresh)	tWRP	10		10		10		ns	
W to RAS hold time(C-B-R refresh)	tWRH	10		10		10		ns	
RAS pulse width(C-B-R self refresh)	tRASS	100		100		100		us	20
RAS precharge time (C-B-R self refresh)	tRPS	90		110		130		ns	20
CAS hold time (C-B-R self refresh)	tCHS	-50		-50		-50		ns	20

TEST MODE CYCLE

(Note. 11)

Parameter	Symbol	-5		-6		-7		Units	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	tRC	95		115		135		ns	
Read-modify-write cycle time	tRWC	138		160		190		ns	
Access time from RAS	tRAC		55		65		75	ns	3,4,10,12
Access time from CAS	tCAC		18		20		25	ns	3,4,5,12
Access time from column address	tAA		30		35		40	ns	3,10,12
RAS pulse width	tRAS	55	10K	65	10K	75	10K	ns	
CAS pulse width	tCAS	18	10K	20	10K	25	10K	ns	
RAS hold time	tRSH	18		20		25		ns	
CAS hold time	tCSH	55		65		75		ns	
Column address to RAS lead time	tRAL	30		35		40		ns	
CAS to W delay time	tCWD	41		43		50		ns	7
RAS to W delay time	tRWD	78		88		100		ns	7
Column address to W delay time	tAWD	53		58		65		ns	7
Fast Page mode cycle time	tPC	40		45		50		ns	
Fast page mode read-modify-write cycle time	tPRWC	81		90		105		ns	
RAS pulse width (Fast page cycle)	tRASP	55	200K	65	200K	75	200K	ns	
Access time form CAS precharge	tCPA		35		40		45	ns	3
OE access time	tOEA		18		20		25	ns	
OE to data delay	tOED	18		18		20		ns	
OE command hold time	tOEH	18		20		25		ns	

**NOTES**

1. An initial pause of 200 $\mu$ s is required after power-up followed by any 8 ROR or CBR cycles before proper device operation is achieved.
2. Input voltage levels are  $V_{ih}/V_{il}$ .  $V_{ih}(\min)$  and  $V_{il}(\max)$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{ih}(\min)$  and  $V_{il}(\max)$  and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 1TTL load and 100pF
4. Operation within the  $t_{RCD}(\max)$  limit insures that  $t_{RAC}(\max)$  can be met.  $t_{RCD}(\max)$  is specified as a reference point only. If  $t_{RCD}$  is greater than the specified  $t_{RCD}(\max)$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
5. Assumes that  $t_{RCD} \geq t_{RCD}(\max)$ .
6. This parameter defines the time at which the output achieves the open circuit condition and are not referenced to  $V_{oh}$  or  $V_{ol}$ .
7.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$  and  $t_{AWD}$  are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If  $t_{WCS} \geq t_{WCS}(\min)$ , the cycles is an early write cycle and the data output will remain high impedance for the duration of the cycle. If  $t_{CWD} \geq t_{CWD}(\min)$ ,  $t_{RWD} \geq t_{RWD}(\min)$  and  $t_{AWD} \geq t_{AWD}(\min)$ , then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
8. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
9. These parameters are referenced to the  $\overline{CAS}$  leading edge in early write cycles and to the  $\overline{W}$  leading edge in read-modify-write cycles.
10. Operation within the  $t_{RAD}(\max)$  limit insures that  $t_{RAC}(\max)$  can be met.  $t_{RAD}(\max)$  is specified as a reference point only. If  $t_{RAD}$  is greater than the specified  $t_{RAD}(\max)$  limit, then access time is controlled by  $t_{AA}$ .
11. These specifications are applied in the test mode.


KM416V40(1)00A/A-L Truth Table

RAS	$\overline{CAS}$	$\overline{UCAS}$	W	$\overline{OE}$	DQ0 - DQ7	DQ8 - DQ15	STATE
H	X	X	X	X	Hi-Z	Hi-Z	Standby
L	H	H	X	X	Hi-Z	Hi-Z	Refresh
L	L	H	H	L	DQ-OUT	Hi-Z	Byte Read
L	H	L	H	L	Hi-Z	DQ-OUT	Byte Read
L	L	L	H	L	DQ-OUT	DQ-OUT	Word Read
L	L	H	L	H	DQ-IN	-	Byte Write
L	H	L	L	H	-	DQ-IN	Byte Write
L	L	L	L	H	DQ-IN	DQ-IN	Word Write
L	L	L	H	H	Hi-Z	Hi-Z	-




**TIMING DIAGRAM**  
**WORD READ CYCLE**

NOTE : D<sub>IN</sub> = OPEN




**TIMING DIAGRAM**  
**LOWER BYTE READ CYCLE**

NOTE : D<sub>IN</sub> = OPEN




**TIMING DIAGRAM**  
**UPPER BYTE READ CYCLE**

NOTE : D<sub>IN</sub> = OPEN




**WORD WRITE CYCLE ( EARLY WRITE )**

NOTE : D<sub>OUT</sub> = OPEN



**LOWER BYTE WRITE CYCLE (EARLY WRITE)**


NOTE : DOUT = OPEN



■ Don't Care


**UPPER BYTE WRITE CYCLE ( EARLY WRITE )**

NOTE : D<sub>OUT</sub> = OPEN



**WORD WRITE CYCLE (OE CONTROLLED WRITE)**


NOTE : D<sub>OUT</sub> = OPEN



■ Don't Care

**LOWER BYTE WRITE CYCLE (OE CONTROLLED WRITE)**

NOTE : D<sub>OUT</sub> = OPEN




■ Don't Care




**UPPER BYTE WRITE CYCLE (OE CONTROLLED WRITE)**

NOTE : D<sub>OUT</sub> = OPEN




**WORD READ - MODIFY - WRITE CYCLE**




■ Don't Care

**LOWER-BYTE READ - MODIFY - WRITE CYCLE**




■ Don't Care


**UPPER-BYTE READ - MODIFY - WRITE CYCLE**




**FAST PAGE MODE WORD READ CYCLE**



**FAST PAGE MODE LOWER BYTE READ CYCLE**




**FAST PAGE MODE UPPER BYTE READ CYCLE**



**FAST PAGE MODE WORD WRITE CYCLE (EARLY WRITE)**

NOTE : D<sub>OUT</sub> = Open




■ Don't Care




**FAST PAGE MODE LOWER BYTE WRITE CYCLE (EARLY WRITE)**

NOTE : D<sub>OUT</sub> = Open




**FAST PAGE MODE UPPER BYTE WRITE CYCLE (EARLY WRITE)**

NOTE : D<sub>OUT</sub> = Open




■ Don't Care


**FAST PAGE MODE WORD READ-MODIFY-WRITE CYCLE**



**FAST PAGE MODE LOWER-BYTE-READ-MODIFY-WRITE CYCLE**




**FAST PAGE MODE UPPER-BYTE-READ-MODIFY-WRITE CYCLE**




**RAS-ONLY REFRESH CYCLE**

NOTE :  $\bar{W}$ ,  $\bar{OE}$ ,  $D_{IN}$  = Don't care  
 $D_{OUT}$  = Open



**CAS-BEFORE-RAS REFRESH CYCLE**


NOTE :  $\bar{W}$ ,  $\bar{OE}$ , A = Don't Care




 Don't Care

**$\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$  SELF REFRESH CYCLE**

NOTE :  $\overline{\text{W}}$ ,  $\overline{\text{OE}}$ , A = Don't Care



**HIDDEN REFRESH CYCLE ( READ )**




■ Don't Care



**HIDDEN REFRESH CYCLE ( WRITE )**

NOTE : D<sub>OUT</sub> = OPEN



■ Don't Care

**CAS-BEFORE-RAS REFRESH CYCLE TEST CYCLE**

