

μPD7831xA/78P31xA 16-/8-Bit, Single-Chip CMOS Microcomputers, Real-Time Control Oriented

Description

The µPD7831xA family of microcomputers is designed for use in process control. They perform all the usual process control functions and are particularly well-suited for driving stepping motors and dc motors in servo loops. The processors include on-chip memory, timers, input/output registers, and a powerful interrupt handling facility. The µPD78310A/312A is constructed of high-speed CMOS circuitry and operates from a single +5-volt power supply.

The input frequency (maximum 12 MHz) is derived from an external crystal or an external oscillator. The internal processor clock is two-phase, and thus machine states are executed at a rate of 6 MHz. The shortest instructions require three states, making the minimum time 500 ns. The CPU contains a three-byte instruction prefetch queue, which allows a subsequent instruction to be fetched during execution of an instruction that does not reference memory.

Program memory is 8K bytes of mask-programmable ROM (μ PD78312A only), and data memory is 256 bytes of static RAM. The μ PD78310A is the ROMless version. μ PD78P312A is a prototyping chip for μ PD78312A. It has an on-chip 8K EPROM instead of a mask ROM.

Features

- Complete single-chip microcomputer
 - 16-bit ALU
 - 8K ROM (µPD78312A only)
 - 256 bytes RAM
 - 1-bit and 8-bit logic
- Instruction prefetch queue
- 16-bit unsigned multiply and divide
- String instructions
- Memory expansion
 - -- 8085A bus-compatible
 - Total 64K address space
- Large I/O capacity: up to 32 I/O port lines
- □ Extensive timer/counter system
 - Two 16-bit up/down counters
 - Quadrature counting
 - Two 16-bit timers
 - Free-running counter with two 16-bit capture
 - registers
 - Pulse-width modulated outputs
 - Timebase counter

- □ Four-channel 8-bit A/D converter
- □ Two 4-bit real-time output ports
- Two nonmaskable interrupts
- Eight hardware priority interrupt levels
- Macroservice facility for interrupts gives the effect of eight DMA channels
- Bidirectional serial port
 - Either UART or interface mode
 - Dedicated baud rate generator
- Watchdog timer
- Refresh output for pseudostatic RAM
- Programmable HALT and STOP modes
- One-byte call instruction
- On-chip clock generator
- CMOS silicon gate technology
- □ +5-volt power supply

Ordering Information

Part Number	Package	ROM
μPD78310ACW	64-pin plastic shrink DIP	ROMless
μPD78310AGF-3BE /	64-pin plastic QFP	•
μPD78310AGQ-36	64-pin plastic QUIP	-
μPD78310AL	68-pin plastic PLCC	-
μPD78312ACW-xxx	64-pin plastic shrink DIP	Mask ROM
μPD78312AGF-xxx-3BE	64-pin plastic QFP	•
μPD78312AGQ-xxx-36 -	64-pin plastic QUIP	-
μPD78312AL-xxx	68-pin plastic PLCC	•
μPD78P312ACW	64-pin plastic shrink DIP	OTP EPROM
μPD78P312AGF-3BE	64-pin plastic QFP	•
μPD78P312AGQ-36 <	64-pin plastic QUIP	•
μPD78P312AL	68-pin plastic PLCC	•
μPD78P312ADW	64-pin ceramic shrink DIP with window (350 mil)	EPROM
μPD78P312AR	64-pin ceramic QUIP with window	•

Notes: xxx is the ROM code number.



Pin Configurations


64-Pin Shrink DIP and QUIP, Plastic and Ceramic

04-FIII ƏIII IIIK DIF	and t	auir, rii		0 4110 001	
			_		
P0₀ ☐	1		ъ,	VDD	
P01 🗖	2	6	ъb	P47/AD7	
P02 ☐	3	6	ъþо	P46/AD6	
P03 □	4	6	ıþı	P45/AD5	
P04 □	5	6	þ	P44/AD4	
P05 □	6	5	Þ	P43/AD3	
P0 ₆ □	7	5	ıþ۰	P42/AD2	
P07 🗆	8	5	ı طِ ر	P41/AD1	
P10 □	9	5	ı طِ ءَ	P4 ₀ /AD ₀	
P11 □	10	5	5 þ.	ALE	
P12 □	11	5-	۱þ	WR	
P13 □	12	5		RD	
P14 □	13	5		RESET/PROG	
P15 □	14	5	ıÞ	EA/Vpp	
P16 □	15	5	۰Þ	P57/A15	
P17 🗆	16	4	9 Þ	P56/A14	
P20/NMI □	17	4	₽ Þ	P55/A13	
P21/INTE0	18	4	7 Þ	P54/A12	
P22/INTE1 □	19	4	۶Þ	P53/A11	
P23/INTE2 □	20	4	۶Þ	P52/A10	
P24/TxD □	21	4	⁴ Þ	P5 ₁ /A ₉	
P25/RxD □	22			P5 ₀ /A ₈	
P26/SCK □	23			P37/CLR1/TO	
P27/CTS □	24	4	· [P36/CLR0/TO	0
RFSH [25		1_	P35/PWM1	
P3g/C10 [ı			P34/PWM0	
P31/CTRL0	27			AVSS	
P32/CI1				AVREF	
P33/CTRL1	29		62	AN3	
X1 🗆	1		5 P	AN2	
X2 C			4Ε	AN1	
Vss C	32	3	3	AN0	
					83-003822A



Pin Configurations (cont)


64-Pin Plastic QFP





Pin Configurations (cont)

68-Pin PLCC (Plastic Leaded Chip Carrier)





Pin Identification

Symbol	Function
AN0-AN3	A/D converter inputs
ALE	Address latch enable output
EA/V _{PP}	External access control input; programming voltage
P0 ₇ -P0 ₀	I/O port 0
P1 ₇ -P1 ₀	I/O port 1
P2 ₀ /NMI	Nonmaskable interrupt input
P2 ₁ -P2 ₃ / INTE0-INTE2	Maskable interrupt inputs
P2 ₄ /TxD	I/O port 2; serial transmit output
P2 ₅ /R xD	I/O port 2; serial receive input
P2 ₆ /SCK	I/O port 2; serial clock output
P2 ₇ /CTS	I/O port 2; clear to send input
P3 ₀ /CIO	Up/down counter 0 input
P3 ₁ /CTRL0	Up/down counter 0 control input
P3 ₂ /Cl1	Up/down counter 1 input
P3 ₃ /CTRL1	Up/down counter 1 control input
P3 ₄ /PWM0	I/O port 3; pulse width modulated output 0
P3 ₅ /PWM1	I/O port 3; pulse width modulated output 1
P3 ₆ /CLR0/TO0	I/O port 3; counter 0 clear input; timer 0 output
P3 ₇ /CLR1/TO1	I/O port 3; counter 1 clear input; timer 1 output
P4 ₇ -P4 ₀ /AD ₇ -AD ₀	I/O port 4; external address; data bus
P5 ₇ -P5 ₀ /A ₁₅ -A ₈	I/O port 5; high address byte output
RD	Read strobe output
RESET/PROG	External reset input; PROM programming mode
RFSH	Refresh output
WR	Write strobe output
X1	External crystal or external clock input
X2	External crystal
AV _{REF}	A/D reference voltage
AV _{SS}	Analog ground
V_{DD}	Power supply
V _{SS}	Power return

PIN FUNCTIONS

ANO-AN3 (A/D Converter Inputs)

AN0-AN3 are the four program selectable input channels for the A/D converter.

ALE (Address Latch Enable)

ALE is the address latch enable. It is to be used by external circuitry to latch the low-order 8 address bits during the first part of a read or write cycle.

EA/Vpp

On μ PD78312A, a low on \overline{EA} enables use of external memory in place of on-chip ROM. The \overline{EA} pin must be low on μ PD78310A. On the μ PD78P312A, this pin is used for programming voltage. In normal operation, it must be connected to V_{DD} .

P07-P00 (Port 0)

Port 0 consists of 8 bits, individually programmable for input/output or two 4-bit real-time (timer controlled) output ports.

P17-P10 (Port 1)

Port 1 consists of 8 bits, individually programmable for input/output.

P2₀/NMI (Port 2; Nonmaskable Interrupt)

Port P2₀ is dedicated to NMI, the nonmaskable external interrupt request.

P2₁-P2₃/INTE0-INTE2 (Port 2; Maskable Interrupts)

Ports P2₁-P2₃ are dedicated to INTE0, INTE1, and INTE2, the maskable external interrupt requests.

P2₄/TxD (Port 2; Serial Transmit)

P2₄ is an I/O port bit or the transmitted serial data output.

P25/RxD (Port 2; Serial Receive)

P25 is an I/O port bit or the received serial data input.

P26/SCK (Port 2; Serial Clock)

P26 is an I/O port bit or the serial shift clock output.

P2₇/CTS (Port 2: Clear to Send)

P2₇ is an I/O port bit or clear-to-send input (external serial transmission control) in the asynchronous communication mode. In the serial I/O interface mode, it becomes the serial receive clock I/O pin.

P3₀/CI0 (Port 3; Counter 0)

Port P3₀ is dedicated to C10, the external count input for up/down counter 0.

P3₁/CTRL0 (Port 3; Counter 0 Control)

Port P3₀ is dedicated to CTRL0, the external control input for up/down counter 0.



P3₂/Cl1 (Port 3; Counter 1)

Port P3₂ is dedicated to CI1, the external count input for up/down counter 1.

P3₃/CTRL1 (Port 3; Counter 1 Control)

Port P3₃ is dedicated to CTRL1, the external control input for up/down counter 1.

P3₄/PWM0 (Port 3; Pulse Width 0)

 $P3_4$ is an I/O port bit or the pulse-width modulated output o

P35/PWM1 (Port 3; Pulse Width 1)

P3₅ is an I/O port bit or the pulse-width modulated output

P36/CLR0/T00 (Port 3; Counter 0 Clear; Timer 0)

P36 is an I/O port bit, or the clear input for up/down counter 0, or the timer 0 flip-flop output.

P37/CLR1/TO1 (Port 3; Counter 1 Clear; Timer 1)

P3₇ is an I/O port bit, or the clear input for up/down counter 1, or the timer 1 flip-flop output.

P4₀-P4₇/AD₀-AD₇ (Port 4; External Address/Data Bus)

Port 4 consists of 8 bits, programmable as a unit for input or output, or as the multiplexed address/data bus if external memory or external interface circuitry is used. The port is controlled by the memory mapping register. If the EA pin is low, port 4 is always an address/data bus.

P5₀-P5₇/A₈-A₁₅ (Port 5; High-Address Byte)

Port 5 consists of 8 bits, individually programmable for input or output, or the high-order address bits for external memory. Under control of the memory mask register, bits P5₃-P5₀ are used for 4K memory expansion, bits P5₅-P5₀ for 16K memory expansion, or bits P5₇-P5₀ for 56K memory expansion. If the EA pin is low, port 5 is always the high-order address bus.

RD (Read Strobe)

RD is the read strobe output. It is to be used by external memory (or data registers) to place data on the I/O bus during a read operation.

RESET/PROG

This pin is used for the external reset input. A low level sets all registers to their specified reset values. During programming of the μ PD78P312A, this pin is used to place the device into PROM programming mode.

RFSH (Refresh)

RFSH is the refresh pulse output to be used for external pseudostatic DRAM.

WR (Write Strobe)

WR is the write strobe output. It is to be used by external memory (or data registers) to latch data from the I/O bus during a write operation.

X1, X2 (External Crystal or Clock input)

X1 and X2 are the external oscillator inputs or the connections for an external crystal. If an external clock is used, it is connected to X1 and its inverse is connected to X2. The system clock frequency is half the input frequency.

AV_{REF} (A/D Reference Voltage)

AV_{REF} is the reference voltage input for the A/D converter.

AV_{SS} (Analog Ground)

AVSS is the analog ground pin.

V_{DD} (Power Supply)


V_{DD} is the positive power supply input.

V_{SS} (Power Return)

V_{SS} is the power supply return, normally ground.



Block Diagram



FUNCTIONAL DESCRIPTION

On-chip features designed to facilitate process control include two 16-bit timers, quadrature counting, two 16-bit up/down counters, two pulse-width modulated outputs, a free-running counter with two capture registers, two 4-bit real-time (timer-controlled) output ports, an 8-bit A/D converter with four input channels, a timebase counter to generate widely spaced interrupts, and a watchdog timer to guard against infinite program loops.

In addition, a serial I/O port can be used in either an interface mode or an asynchronous communication mode. HALT and STOP modes are provided to conserve power at times when CPU action is not required.


All I/O, timer, and control registers are defined as special function registers and assigned addresses in the top 256 bytes of memory. The special function registers may be operated on directly by many of the arithmetic, logic, and move instructions of the CPU. Table 1 describes the registers.

Addressing

The μ PD783101xA features 1-byte addressing of the special function registers and 1-byte addressing of the internal RAM. There are nine modes of addressing main memory, including autoincrement, autodecrement, indexing, and double indexing. There are 8- and 16-bit immediate operands.



Figure 1. Memory Map




External Memory

External memory (figure 1) is supported by I/O port 4, an 8-bit multiplexed address/data bus. The memory mapping register controls the size of external memory as well as the number of additional wait states. High-order address bits are taken from I/O port 5 as required. No bits are required for 256 bytes of external memory; bits P5₃-P5₀ are used for 4K bytes, P5₅-P5₀ for 16K bytes, and P5₇-P5₀ for 56K bytes. Any remaining port 5 bits are available for I/O.

Refresh

The μ PD7831xA has a refresh signal for use with the pseudostatic RAM. The refresh cycle can be set to one of four intervals ranging from 2.67 to 21.3 μ s. The refresh is timed to follow a read or write operation so that there is no interference.

Figure 2. Register Designation and Storage



General Registers

The CPU has sixteen 8-bit registers (figure 2) that can also be used in pairs to function as 16-bit registers. A complete set of 16 general registers is mapped into each of 8 program-selectable register banks stored in RAM. Three bits in the PSW specify which of the register banks is active at any given time. Each register bank has two program-selectable accumulators.

The general registers of the μ PD7831xA have both absolute and functinal names. AX is the functional name for the accumulator. Setting the RSS bit in the PSW to 1 transfers the AX and BC registers from their normal RP0 and RP1 positions to RP2 and RP3 as shown in figure 2. This adds considerable programming flexibility.



Program Status Word

Following is the program status word format.

0	RB ₂	RB ₁	RB ₀	0	0	ΙE	0
15							8
S	Z	RSS	AC	UF	P/V	SUB	CY

RB₂-RB₀ Active register bank number

IE Interrupt enable

S Sign (1 if last result was negative)
Z Zero (1 if last result was zero)

RSS Register set select

AC Auxiliary carry (carry out of 3rd bit)

UF User flag

P/V Parity or arithmetic overflow SUB Subtract (1 if last operation was

subtract)

CY Carry

Input/Output

All ports may be used for either latched output or high-impedance input. All ports except port 4 are bit-programmable for input or output. Port 0 is used for real-time or normal I/O. Port 1 is used for normal I/O. The low nibble of ports 2 and 3 is always used for control and the high nibble for control or normal I/O. Port 4 is used for the external address/data bus or byte-programmable I/O. Port 5 is used for the high bits of the external address or for normal I/O.

Real-Time Output Port

The real-time output port shares pins with I/O port 0. The high and low nibbles are treated separately or together. Data is transferred from a buffer to the port latches on either a timer or software command.

Serial Port

The serial port can operate in UART or interface mode with the baud rate and byte format under program control. The serial port also includes a dedicated baud rate generator.

Pulse-Width Modulated Outputs

The two independent pulse-width modulated outputs are controlled by two 16-bit modulus registers and counters. There are four programmable repetition rates ranging from 91.6 Hz to 23.4 MHz. Figure 3 shows one of these outputs.

Timers

The µPD7831xA has two 16-bit timers. The inputs to these timers may be the internal clock divided by 6 or by 128. Each timer has an associated modulus register to store the timer count. The timer counts down to zero, sets a flag, reloads from the modulus register, and then counts down again. The timer flags can be used under program control to generate interrupt requests and/or a square-wave output. TM0 also functions optionally as two one-shot timers.

Figure 4 is a diagram of the interval timers.

There is a free-running counter that counts the internal clock divided by 4 or by 16. The counter has two 16-bit capture registers. Capture is triggered by an external interrupt request or by the up/down counter clock.

The timebase counter generates a signal at one of four intervals ranging from 170 μ s to 175 ms. The signal can be used to generate an interrupt request and/or an up/down counter capture.

Figure 3. Pulse-Width Modulated Output







Figure 4. Timer Block Diagram




Up/Down Counters

The μ PD7831xA has two 16-bit up/down counters, each of which has two capture/compare registers. There are three modes of operation: compare and interrupt, capture on external command, and capture on timebase counter command. There are five sources of counts: the internal clock divided by 3, the external clock, external independent up and down inputs, external clock with direction control, and external clock with automatic up/down discrimination. Figure 5 shows an up/down counter.



Figure 5. Up/Down Counter Block Diagram




Quadrature Counting

The two up/down counters, UDC0 and UDC1, have an optional quadrature counting mode, which is activated by specifying mode 4 in the counter unit input mode register, CUIM. It is designed to count the output of a two-phase pulsed optical shaft angle encoder. The input for phase A is the CIO (or CI1) pin, and the input for phase B is the CTRL0 (or CTRL1) pin. The counter UDC0 (or UDC1) is incremented or decremented at both positive and negative transitions of both input signals. Whether it is incremented or decremented is dependent upon the relative phase of the two signals as illustrated in figure 6.



Figure 6. Counter Operation (Mode 4)



Standby Modes

HALT and STOP modes conserve power when CPU action is not required. In HALT mode, the CPU stops and the clock continues to run. Maskable interrupts can restart the CPU.

In STOP mode, the CPU and clock are both stopped. A RESET pulse or the nonmaskable external interrupt is required to restart them. There is also the option of slowing the system clock by a factor of four. The standby control register controls the standby modes and is a protected location written to only by a special instruction.

Watchdog Timer

The watchdog timer protects against inadvertent program loops. A nonmaskable interrupt occurs if the timer is not reset before a timeout occurs. There are four program-selectable intervals ranging from 5.5 to 349.3 ms. The watchdog timer can be disabled by software. The watchdog timer mode register controls the watchdog timer and is a protected location written to only by a special instruction.

A/D Converter

The A/D converter has four input channels and can operate in either scan or select mode. The A/D converter performs 8-bit successive approximation conversions, has a 30- μ s conversion time, and is triggered either internally or externally. The A/D converter includes an on-chip sample and hold amplifier.

Interrupts

There are two nonmaskable interrupt sources: the external nonmaskable interrupt and the watchdog timer. Their relative priorities are software selectable.

7-14

There are eight hardware priority interrupt levels, level 0 having the highest priority and level 7 the lowest. The 15 maskable interrupt sources (table 2) are divided into five groups, and each group can, under program control, be assigned to any one of the priority levels.

Interrupts may be serviced by routines entered either by vectoring or by context switching. Context switching automatically saves all the general registers, the program status word, and the program counter. Figure 7 illustrates the mechanism of context switching.

Finally, an optional macroservice function transfers data between any one special function register and memory without program intervention.

Macroservice

The macroservice controller can be programmed to perform word or byte transfers. It can transfer data from a special function register to memory or from memory to a special function register. Transfer events are triggered by interrupt requests and take place without software intervention.

There are eight macroservice channels; channel control information is stored in RAM. This information (figure 8) consists of a 16-bit memory address (optionally incremented at each transfer), and 8-bit special function register designator, and an 8-bit transfer counter (decremented at each transfer). When the count equals 0, a context switch or vectored interrupt occurs.



Figure 7. Hardware Context Switching





Figure 8. Macroservice Pointer Addresses



- [1] The macroservice pointers share storage with register banks 0 and 1.
- [2] MSP = Memory address pointer SFRP = Special function register pointer MSC = Transfer counter

83-003825A

Table 1. Special Function Registers

Address	Function	Mnemor	ilc	Read/Write	16-Bit Transfer	Reset State
FF00H	I/O port 0	P0		R/W	No	Undefined
FF01H	I/O port 1	P1		R/W	No	Undefined
FF02H	I/O port 2	P2		R/W (Note 1)	No	Undefined
FF03H	I/O port 3	P3		R/W (Note 1)	No	Undefined
FF04H	I/O port 4	P4		R/W	No	Undefined
FF05H	I/O port 5	P5		R/W	No	Undefined
FF08H FF09H	Capture/compare register 00	CR00L CR00H	CR00	R/W	Yes	Undefined
FF0AH FF08H	Capture/compare register 01	CR01L CR01H	CR01	R/W	Yes	Undefined
FF0CH FF0DH	Capture/compare register 10	CR10L CR10H	CR10	R/W	Yes	Undefined
FFOEH FFOFH	Capture/compare register 11	CR11L CR11H	CR11	R/W	Yes	Undefined
FF10H F11H	Capture register 0 (from FRC)	CPTOL CPTOH	СРТО	R/W	Yes	Undefined
FF12H FF13H	Capture register 1 (from FRC)	CPT1L CPT1H	CPT1	R/W	Yes	Undefined



Table 1. Special Function Registers (cont)

Address	Function	Mnemoni	c	Read/Write	16-Bit Transfer	Reset State
FF14H FF15H	PWM register 0 (duration)	PWM0L PWM0H	PWM0	R/W	Yes	Undefined
FF16H FF17H	PWM register 1 (duration)	PWM1L PWM1H	PWM1	R/W	Yes	Undefined
FF1CH FF1DH	Presettable up/down counter 0	UD COL	UDC0	R/W	Yes	Undefined
FF1EH FF1FH	Presettable up/down counter 1	UDC1L UDC1H	UDC1	R/W	Yes	Undefined
FF20H	Port 0 mode register	PM0		R/W	No	FFH
FF21H	Port 1 mode register	PM1		R/W	No	FFH
FF22H	Port 2 mode register	PM2		R/W (Note 1)	No	FFH
FF23H	Port 3 mode register	РМЗ		R/W (Note 1)	No	FFH
FF25H	Port 5 mode register	PM5		R/W	No	FFH
FF32H	Port 2 mode control register	PMC2		R/W	No	O FH
FF33H	Port 3 mode control register	РМСЗ		R/W	No	0FH
FF38H	Real-time output port control register	RTPC		R/W	No	08H
FF3AH FF3BH	Port 0 buffer register (Note 2)	POL POH		R/W	No	Undefined
FF40H	Memory expansion mode register	ММ		R/W	No	30H
FF41H	Refresh mode register	RFM		R/W	No	10H
FF42H	Watchdog timer mode register	WDM		R/W	No	00H
FF44H	Standby control register	STBC		R/W	No	2nH (Note 3)
FF46H	Timebase mode register	ТВМ		R/W	No	00H
FF48H	External interrupt mode register	INTM		R/W	No	00H
FF4AH	In-service priority register	ISPR		R	No	00H
FF4EH	CPU control word	ccw		R/W	No	00H
FF50H	Serial communication mode register	SCM		R/W	No	00Н
FF52H	Serial communication control register	scc		R/W	No	00H
FF53H	Baud rate generator	BRG		FI/W	No	00Н
FF56H	Serial communication receive buffer	RXB		R	No	Undefined
FF57H	Serial communication transmit buffer	TXB		W	No	Undefined
FF60H	Free-running counter control register	FRCC		R/W	No	00H



Table 1. Special Function Registers (cont)

Address	Function	Mnemonic	Read/Write	16-Bit Transfer	Reset State
FF64H	Capture mode register	СРТМ	R/W	No	00Н
FF66H	PWM mode register	PWMM	R/W	No	00H
FF68H	A/D converter mode register	ADM	R/W	No	00H
FF6AH	A/D converter result register	ADCR	R	No	Undefined
FF70H	Count unit input mode register	CUIM	R/W	No	00Н
FF72H	Up/down counter control register 0	UDCC0	R/W	No	00Н
FF74H	Capture/compare control register	CRC	R/W	No	00Н
FF7AH	Up/down counter control register 1	UDCC1	R/W	No	00 H
FF80H	Timer 0 control register	TMC0	R/W	No	00H
FF82H	Timer 1 control register	TMC1	R/W	No	00Н
F F88H F F89H	Timer 0	TMOL TMO TMOH	R/W	Yes	Undefined
FF8AH FF8BH	Modulus/timer register 0	MDOL MDO MDOH	R/W	Yes	Undefined
FF8CH FF8DH	Timer 1	TM1L TM1 TM1H	R/W	Yes	Undefined
FF8EH FF8FH	Modulus register 1	MD1L MD1 TM1H	R/W	Yes	Undefined
FFB0H to FFBFH	External area (Note 4)		·		•
FFC0H	CRF00 interrupt control Up/down counter 0	CRIC00	R/W	No	47H
FFC1H	CRF00 macroservice control Up/down counter 0	CRMS00	R/W	No	Undefined
FFC2H	CRF01 interrupt control Up/down counter 0	CRIC01	R/W	No	47H
FFC4H	CRF10 Interrupt control Up/down counter 1	CRIC10	R/W	No	47H
FFC5H	CRF10 macroservice control Up/down counter 1	CRMS10	R/W	No	Undefined
FFC6H	CRF11 interrupt control Up/down counter 1	CRIC11	R/W	No	47H
FFC8H	EXIFO interrupt control External interrupt INTE0	EXIC0	R/W	No	47H
FFC9H	EXIFO macroservice control External interrupt INTEO	EXMS0	R/W	No	Undefined
FFCAH	EXIF1 interrupt control External interrupt INTE1	EXIC1	R/W	No	47H
FFCBH	EXIF1 macroservice control External interrupt INTE1	EXMS1	R/W	No	Undefined
FFCCH	EXIF2 interrupt control External interrupt INTE2	EXIC2	R/W	No	47H

µPD7831xA/78P31xA



Table 1. Special Function Registers (cont)

Address	Function	Mnemonic	Read/Write	16-Bit Transfer	Reset State
FFCDH	EXIF2 macroservice control External interrupt INTE2	EXMS2	R/W	No	Undefined
FFCEH	TMF0 interrupt control Timer flag	TMIC0	R/W	No 	47H
FFCFH	TMF0 macroservice control Timer flag	TMMS0	R/W	No	Undefined
FFD0H	TMF1 interrupt control Timer flag	TMIC1	R/W	No	47H
FFD1H	TMF1 macroservice control Timer flag	TMMS1	R/W	No	Undefined
FFD2H	TMF2 interrupt control Timer flag	TMIC2	R/W	No	47H
FFD3H	TMF2 macroservice control Timer flag	TMMS2	R/W	No	Undefined
FFDAH	Receive error interrupt control Serial port	SEIC	R/W	No	47H
FFDCH	Receive interrupt control Serial port	SRIC	R/W	No	47H
FFDDH	Receive macroservice control Serial port	SRMS	R/W	No	Undefined
FFDEH	Transmit interrupt control Serial port	STIC	R/W	No	47H
FFDFH	Transmit macroservice control Serial port	STMS	R/W	No	Undefined
FFE0H	A/D converter interrupt control	ADIC	R/W	No	47H
FFE1H	A/D converter macroservice control	ADMS	R/W	No	Undefined
FFE2H	Timebase counter interrupt control	TBIC	R/W	No	47H

Notes:

- (1) Bits 0-3 of port 2 and of port 3 are read-only.
- (2) POH and POL are 4-bit buffer registers used to store data to be loaded into the high and low nibbles of the real-time output (P0). The high order 4 bits of POH and the low order 4 bits of POL are used.
- (3) Bit 3 of the STBC is not affected by RESET (n = 0 or 8).
- (4) External registers interfaced with these addresses can be accessed by special function register addressing.



Table 2. Interrupt Sources and Vector Addresses

Nonmaskable Interrupts		Default Priority	Mnemonic	Interrupt Source	Macroservice	Vector
No No Maskable interrupts O CRF00 Up/down counter 0 Yes	Software	-	BRK	Break instruction	No	003EH
Maskable interrupts	Nonmaskable Interrupts		NMI	External nonmaskable interrupt	No	0002H
1 CRF01 Up/down counter 0 No 2 CRF10 Up/down counter 1 Yes 3 CRF11 Up/down counter 1 No 4 EXIF0 External interrupt 0 Yes 5 EXIF1 External interrupt 1 Yes 6 EXIF2 External interrupt 2 Yes 7 TMF0 Timer flag 0 Yes 8 TMF1 Timer flag 1 Yes 9 TMF2 Timer flag 2 Yes 10 SEF Serial port error No 11 SRF Serial port receive buffer Yes 12 STF Serial port transmit buffer Yes 13 ADF A/D converter done flag Yes 14 TBF Timebase counter flag No		_	WDT	Watchdog timer	No	000AH
2 CRF 10 Up/down counter 1 Yes 3 CRF 11 Up/down counter 1 No 4 EXIF0 External interrupt 0 Yes 5 EXIF1 External interrupt 1 Yes 6 EXIF2 External interrupt 2 Yes 7 TMF0 Timer flag 0 Yes 8 TMF1 Timer flag 1 Yes 9 TMF2 Timer flag 2 Yes 10 SEF Serial port error No 11 SRF Serial port receive buffer Yes 12 STF Serial port transmit buffer Yes 13 ADF A/D converter done flag Yes 14 TBF Timebase counter flag No	Maskable interrupts	0	CRF00	Up/down counter 0	Yes	001AH
3 CRF11 Up/down counter 1 No		1	CRF01	Up/down counter 0	No	001 CH
4		2	CRF 10	Up/down counter 1	Yes	001 EH
5 EXIF1 External interrupt 1 Yes 6 EXIF2 External interrupt 2 Yes 7 TMF0 Timer flag 0 Yes 8 TMF1 Timer flag 1 Yes 9 TMF2 Timer flag 2 Yes 10 SEF Serial port error No 11 SRF Serial port receive buffer Yes 12 STF Serial port transmit buffer Yes 13 ADF A/D converter done flag Yes 14 TBF Timebase counter flag No		3	CRF11	Up/down counter 1	No	0020H
6 EXIF2 External interrupt 2 Yes 7 TMF0 Timer flag 0 Yes 8 TMF1 Timer flag 1 Yes 9 TMF2 Timer flag 2 Yes 10 SEF Serial port error No 11 SRF Serial port receive buffer Yes 12 STF Serial port transmit buffer Yes 13 ADF A/D converter done flag Yes 14 TBF Timebase counter flag No		4	EXIF0	External interrupt 0	Yes	0004H
7 TMF0 Timer flag 0 Yes 8 TMF1 Timer flag 1 Yes 9 TMF2 Timer flag 2 Yes 10 SEF Serial port error No 11 SRF Serial port receive buffer Yes 12 STF Serial port transmit buffer Yes 13 ADF A/D converter done flag Yes 14 TBF Timebase counter flag No		5	EXIF1	External interrupt 1	Yes	0006H
8		6	EXIF2	External interrupt 2	Yes	0008H
9 TMF2 Timer flag 2 Yes 10 SEF Serial port error No 11 SRF Serial port receive buffer Yes 12 STF Serial port transmit buffer Yes 13 ADF A/D converter done flag Yes 14 TBF Timebase counter flag No		7	TMF0	Timer flag 0	Yes	000EH
10 SEF Serial port error No		8	TMF1	Timer flag 1	Yes	0010H
11 SRF Serial port receive buffer Yes 12 STF Serial port transmit buffer Yes 13 ADF A/D converter done flag Yes 14 TBF Timebase counter flag No		9	TMF2	Timer flag 2	Yes	0012H
12 STF Serial port transmit buffer Yes 13 ADF A/D converter done flag Yes 14 TBF Timebase counter flag No		10	SEF	Serial port error	No	0022H
13 ADF A/D converter done flag Yes 14 TBF Timebase counter flag No		11	SRF	Serial port receive buffer	Yes	0024H
14 TBF Timebase counter flag No		12	STF	Serial port transmit buffer	Yes	0026H
Page 1		13	ADF	A/D converter done flag	Yes	0028H
Reset — RESET External reset line —		14	TBF	Timebase counter flag	No	000CH
	Reset	_	RESET	External reset line	_	0000H

ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings $T_A + 25^{\circ}C$

Power supply voltage V_{DD} -0.5 to +7.0 V Reference voltage, AVREF -0.5 V to V_{DD} +0.3 V Power supply return, AVSS -0.5 to +0.5 V Input voltage, V_{I1} $-0.5 \text{ to } + V_{DD} + 0.5$ (except RESET of µPD78P312A) input voltage, V_{I2} (RESET of μPD78P312A only) -0.5 to +13.5 V Output voltage, VO -0.5 to V_{DD} +0.5 V Output current, low; IOL (single pin) 4 mA Output current, low; IOL; total, 100 mA all output pins (µPD78312/310A) Output current, low; IOL; total, 60 mA all output pins (aPD78P312A) Output current, high; IOH (single pin) -1 mA Output current, high; IOH; total, -25 mA all output pins (µPD78312/310A)

Output current, high; I _{OH} ; total, all output pins (μPD78P312A)	–15 mA
Operating temperature, T _{OPT}	-10 to +70 ℃
Storage temperature, T _{STG}	-65 to +150 °C

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage.

Operating Frequency

Oscillator Frequency f _{XX}	TA	V _{DD}
4 MHz ≤ f _{XX} ≤ 12 MHz	-10 to +70°C	+5.0 V 10%

Capacitance

 $T_A = +25^{\circ}C; V_{DD} = V_{SS} = 0 \text{ V}$

Parameter	Symbol	Max	Unit	Conditions
Input capacitance	CI	10	pF	f = 1 MHz;
Output capacitance	Со	20	pF	unmeasured pins returned
I/O capacitance	C _{IO}	20	pF	to 0 V.



DC Characteristics

 $T_A = -10 \text{ to } +70^{\circ}\text{C}; V_{DD} = +5.0 \text{ V } \pm 5\%; V_{SS} = 0 \text{ V}$

Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Input low voltage	V _{IL1}	0		8.0	٧	Except EA on μPD78310A/312A
	V _{IL2}	0		0.5	٧	EA on (μPD78310A/312A only)
Input high voltage	V _{IH1}	2.2		V _{DD}	٧	Except P2 ₀ /NMI, X1, X2, RESET
	V _{IH2}	3.8		V _{DD}	٧	P2 ₀ /NMI X1, X2, RESET
Output low voltage	V _{OL}			0.45	٧	I _{OL} = 2.0 mA
Output high voltage	V _{OH}	V _{DD} -1	-		٧	I _{OH} = -1 mA
Input current	Ц			±10	μA	$P2_0/NMI$, RESET $V_1 = 0.45 \text{ V to } V_{DD}$
Input leakage current	ILI	******		±10	μA	
input/output leakage current	ILO			±10	μА	
AV _{REF} current	Al _{REF}		1.5	5	mA	f _{CLK} = 6 MHz
V _{DD} supply current	I _{DD1}		30	60	mA	Operating mode; f _{CLK} = 6 MHz
	l _{DD2}		5	15	mA	Halt mode; f _{CLK} = 6 MHz
Data retention voltage	V _{DDDR}	2.5			٧	Stop mode
Stop mode supply current	IDDDR		3	15	μА	Stop mode; V _{DDDR} = 2.5 V
			10	50	μА	Stop mode; V _{DDDR} = 5.0 V ±10%

AC Characteristics

 $T_A = -10 \text{ to } +70^{\circ}\text{C}; V_{DD} = +5.0 \text{ V} \pm 10\%; V_{SS} = 0 \text{ V}$

Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Read/Write Operation						
System clock cycle time	†CYK	166		2000	ns	(Note 1)
Address setup time to ALE↓	t _{SAL}	150			ns	
Address hold time after ALE↓	thLA	30			ns	(Note 4)
Address to RD ↓ delay time	^t DAR	230		•	ns	
RD ↓ to address floating	t _{FRA}			0	ns	
Address to data input	[‡] DAID			410	ns	
ALE ↓ to data input	[†] DLID			230	ns	
RD ↓ to data input	t _{DRID}			180	ns	
ALE ↓ to RD ↓ delay time	t _{DLR}	60			ns	
Data hold time after RD ↑	^t HRID	0			ns	
RD ↑ to address active	t _{DRA}	50			ns	
RD ↑ to ALE ↑ delay time	t _{DRL}	100			ns	
RD width low	twaL	200			ns	
ALE width high	t _{WLH}	120			ns	
Address to WR ↓ delay time	t _{DAW}	300			ns	
ALE ↓ to data output	t _{D LOD}			190	ns	
WR ↓ to data output	^t DWOD			100	ns	
ALE ↓ to WR ↓ delay time (Note 2)	t _{DLW}	30			ns	
		110			ns	During refresh mode
Data setup time to WR ↑	tsopwr	150			ns	



AC Characteristics (cont)	AC	Characteristics	(cont)
---------------------------	----	-----------------	--------

Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Read/Write Operation (cont)						
Data setup time to WR ↓ (Note 3)	t _{SODWF}	30			ns	During refresh mode
Data hold time to WR ↑	t-HWOD	20			ns	(Note 4)
WR ↑ to ALE ↑ delay time	[‡] DWL	110			ns	
WR width low	\$wwL	200			ns	
Serial Port					·	
Serial clock cycle time	tcysk	1.33			μѕ	SCK output (Note 5)
		1.33			μs	CTS output (Note 6)
		1			μS	CTS input (Note 7)
Serial clock low level width	twskl.	580			ns	SCK output (Note 5)
		580			ns	CTS output (Note 6)
		420			ns	CTS input (Note 7)
Serial clock high level width	†wskh	580			ns	SCK output (Note 5)
		580			ns	CTS output (Note 6)
		420			ns	CTS input (Note 7)
CTS high, low level	twcsh,	3	-		[‡] CYK	Asynchronous mode
RxD setup time to CTS ↑	^t SRXSK	80			ns	**
RxD hold time after CTS ↑	HSKRX	80			ns	******
SCK ↓ to TxD delay time	[‡] DSKTX			210	ns	
A/D Converter T _A = -10°C to +70°C; V _{DD} = +5 V :	±10%; AV _{REF} = 4	.0 V to V _{DD} ; A	N _{SS} = V _{SS} =	= 0 V		
Resolution		8			Bit	
Full scale error				0.4	%	t _{CYK} = 166 to 500 ns
Quantization error				±1/2	LSB	
Conversion time	†CONV	180			†CYK	t _{CYK} = 166 to 250 ns
		120			[‡] CYK	t _{CYK} = 250 to 500 ns
Sampling time	^t SAMP	36			†CYK	t _{CYK} = 166 to 250 ns
		24			t _{CYK}	t _{CYK} = 250 to 500 ns
Analog input voltage	VIAN	0		AV _{REF}	٧	
Input impedance	R _{AN}		1000		mΩ	
Analog reference voltage	AV _{REF}	4.0		V _{DD}	٧	
AV _{REF} current	Al _{REF}		1.5	5.0	mA	fCLK = 6 MHz
Counter Operation			.,	T-10M		
CI0, CI1 high, low levels	twoih,	3			† _{CYK}	
CTRL0, CRTL1 high, low levels	twoTH:	3			† _{CYK}	
CTRL0, CTRL1 setup time to CI 1	tscrcı	2			[‡] CYK	Operating mode of count unit is set to mode 3. Cl input is set to rising edge



AC Characteristics (cont)

Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Counter Operation (cont)						
CTRL0, CTRL1 hold time after CI 1	†нс іст	5			1 СҮК	
CLRO. CLR1 high, low level width	twcrh, twcrl	3			[†] CYK	
CI0, CI1 setup time to CTRL	ts4CTC1	6			[‡] GYK	Counter mode 4
CTRL0, CTRL1 setup time to CI	tH4CTCI	6			[‡] CYK	Counter mode 4
CI0/CI1, CTRL0/CTRL1 cycle time	[‡] CYC4			250	KHz	Counter mode 4
External Interrupts and Reset				- 		
NMI high, low level width	twnih:	10			μs	
INTE0 high, low level width	twioH,	3			†CYK	
INTE1 high, low level width	twi1H₁ twi1L	3			†CYK	
INTE2 high, low level width	twizh:	3			^t сүк	
RESET high, low level width	^t wяsн₁ ^t wrs∟	10			μs	
V _{DD} rise, fall time	[†] RVD [,] [‡] FVD	200			μs	

Notes:

- (1) The internal clock (f_{CLK}) equals the oscillation clock (f_{XX}) divided by 2 or 8 as determined by bit 5 of the STBC. In this table, f_{XX} = 12 MHz and f_{CLK} = f_{XX}/2.
- (2) During refresh operation, the WR signal falls to low level 1/2 clock cycle later than if there is no refresh.
- (3) When accessing data from pseudostatic DRAMs (e.g. μPD4168) with the falling edge of the WR signal, the data setup time is t_{SODWF} instead of t_{SODWR}.
- (4) Hold time is measured with $C_L=100$ pF and $R_L=2$ k Ω load, and includes the period necessary to guarantee V_{OH} and V_{OL} .
- (5) I/O interface mode transmit data at a data rate of 750 kb/s.
- (6) I/O interface mode receive data, internal clock, at a data rate of 750 kb/s.
- (7) In the I/O interface mode this is the optional external clock for received data at a maximum rate of 1 MB/s.



Oscillator Characteristics


 $T_A = -10$ to 70° C; $V_{DD} = +5.0$ V $\pm 10\%$; $V_{SS} = AV_{SS} = 0$ V; 4 V $\leq AV_{REF} \leq V_{DD}$

Oscillator	Parameter	Symbol	Min	Max	Unit
Ceramic resonator or crystal resonator	Oscillation frequency	fxx	4	12	MHz
External clock	X1 input frequency	fx	4	12	MHz
	X1 input rise, fall time	t _{XR} , t _{XF}	0	30	ns
	X1 input high-low- level width	₩XH, ₩XL	30	130	ns

Recommended Ceramic Resonators (µPD78310/312A)

		Frequency	External Capacitance (pF)		
Manufacturer	Part No.	(MHz)	C1	C2	
Murata Mfg.	CSA12.OMT	12.0	30	30	
Co., Ltd.	CST12.OMT	12.0	Included	Included	

Recommended Circuits



- When using a crystal resonator, the following external capacitor is recommended: C1 = C2 = 15pF
- Oscillator circuit must be located as close as possible to the X1 and X2 pins.
- To prevent noise from affecting operation, avoid locating other signal lines within the shaded area.
 sayL-6836A

Timing Dependent on toyk

Symbol	Formula	Min/Max	Unit
t _{SAL}	1.5T – 100	Min	ns
^t DAR	2T - 100	-	
^t DAID	(3.5 + n) T – 170	Max	ns
t _{DLID}	(2 + n) T – 100	_	
t _{DRID}	(1.5 +n) T – 70	_	
t _{DLR}	0.5T - 20	Min	ns
t _{DRL}	T - 50	-	
^t DRA	0.5T 30	-	
twaL	(1.5 + n) T – 50	-	
₩L H	T – 40	-	
t _{DAW}	2T 100	-	
t _{DLOD}	0.5T + 110	Max	ns
touw ward	0.5T - 20 (normal operation)	Min	ns
	T - 50 (during refresh mode)	_	
tsoowr	(1.5 +n) T - 100	_	
tsoowf	0.5T - 50	_	
†DWL	T – 50	_	
tww.	(1.5 + n) - 50	=	


Notes:

- n is the number of additional wait cycles specified by the MM register.
- (2) T = t_{CYK} = $1/t_{CLK}$ = $2/t_{XX}$. t_{CLK} is the internal system clock frequency.
- (3) Any parameter not included in this table is not dependent on fCLK-




Timing Waveforms

AC Timing Test Points




Read Operation





Timing Waveforms (cont)


Write Operation






Timing Waveforms (cont)


Serial Port, I/O Interface Mode



Serial Port, Asynchronous Mode Send Enable Input Timing




Counter Operation (Mode 3)






Timing Waveforms (cont)


Count Timing Specification (Mode 4)




External Interrupts




External Reset



External Clock



Data Retention Timing





PROM PROGRAMMING

The PROM in the μ PD78P312A is an OTP or UVE EPROM with an 8,192 x 8-bit configuration. The pins listed in the table below are used to program the PROM.

When used in the normal operation mode, 5V $\pm 10\%$ is applied to the V_{DD} and V_{PP} pins. A voltage higher than V_{DD} should not be applied to other pins.

The programming characteristics of the μ PD78P312A are identical to those of the μ PD27C256A.

Pin	Function
V _{PP}	High voltage input (write/verify mode), high-level input (read mode)
PROG	High voltage input (write/verify mode, read mode)
A ₀ -A ₇	Address input (lower 8 bits)
A ₈ -A ₁₂	Address input (upper 8 bits)
D ₀ -D ₇	Data input (write mode), data output (verify mode)
CE	Program pulse input
ŌĒ	Output enable input
V _{DD}	Power supply pin

Notes:


- Mask the window of the UVE EPROM version to protect the PROM from being erased accidentally.
- (2) The OTP EPROM version cannot be erased by ultraviolet rays because it does not have a window.

Programming Setup

Programming socket adaptors PA-78P312CW/GF/GQ/L are used to configure the μ PD78P312A to fit a standard PROM socket. Set the PROM programmer to program the 27C256A. If the PROM programmer is an older model, check that the programming voltage does not exceed 12.5 volts.

Pin Functions, PROM Programming Mode


64-Pin Shrink DIP and QUIP, Plastic and Ceramic





Pin Functions, PROM Programming Mode (cont)


64-Pin Plastic QFP (bent leads)





Pin Functions, PROM Programming Mode (cont)

68-Pin PLCC





PROM Programming Mode

When + 6 V is applied to the V_{DD} pin and + 12.5 V is applied to the PROG pin and V_{PP} pin, the μ PD78P312A enters the program write/verify mode. Operation in this mode is determined by the setting of $\overline{\text{CE}}$ and $\overline{\text{OE}}$ pins as indicated in the table below.

Mode	ĈĒ	ŌĒ	V _{PP}	V _{DD}	PROG
Write	L	Н	+ 12.5 V	+6V	+ 12.5 V
Verify	Н	L	•		
Program inhibit	Н	Н	•		
Read (Note 2)	L/H	L	+5 V	+5 V	+ 12.5 V
Read (Note 3)	L/H	Н	-		

Notes:

- (1) When + 12.5 V is applied to V_{PP} and + 6 V is applied to V_{DD}, both CE and OE must not be set to the low level (L) simultaneously.
- (2) Data is output from the D₀-D₇ pins.
- (3) D₀-D₇ are high impedance.

Recommended Conditions for Unused Pins

Table 3 describes how to set unused pins when programming the PROM.

Table 3. Recommended Conditions for Unused Pins

Pin	Recommended Connection
P0 ₀ -P0 ₃	Connect to V _{SS}
P0 ₄ , P0 ₅	Open
P2 ₀ -P2 ₃	Connect to V _{SS}
P2 ₅ -P2 ₇ , RFSH	Open
P3 ₀ -P3 ₃ , X1	Connect to V _{SS}
X2	Open
ANO-AN3, AV _{REF} , AV _{SS}	Connect to V _{SS}
P3 ₄ -P3 ₇ , P5 ₅ -P5 ₇ , $\overrightarrow{\text{RD}}$, $\overrightarrow{\text{WR}}$, ALE	Open

PROM Write Procedure

Data can be written to the PROM by using the following procedure.

- (1) Set the pins not used for programming as indicated in table 3, and supply + 6 V to the V_{DD} pin, and + 12.5 V to the V_{PP} and PROG pins.
- (2) Provide the initial address.
- (3) Provide write data.
- (4) Provide a 1 ms program pulse (active low) to the CE pin.

- (5) Use the verify mode to test the data. If the data has been written, proceed to (7), if not, repeat steps (3) to (5). If the data cannot be correctly written in 25 attempts, go to step (6).
- (6) Classify the PROM as defective and cease write operation.
- (7) Provide write data and supply program pulse (for additional writing) for 3 ms times the number of repeats performed between steps (3) to (5).
- (8) Increment the address.
- (9) Repeat steps (3) to (8) until the last address is reached.

PROM Read Procedure

The contents of the PROM can be read out to the external data bus D_0 - D_7 by using the following procedure.

- (1) Set the unused pins as indicated in table 3.
- (2) Supply + 5 V to the V_{DD} pin and V_{PP} pin, and + 12.5 V to the PROG pin.
- (3) Input the address of the data to be read to the A₀ to A₁₂ pins.
- (4) Put an active low pulse of at least 1 μs on the OE pin.
- (5) Data is output to the D_0 to D_7 pins.

Erasure

The UVE EPROM can be erased by exposing the window to light having a wavelength shorter than 400 nm, including ultraviolet rays, direct sunlight, and fluorescent light. To prevent unintentional erasure, mask the window.

Typically, data is erased by 254-nm ultraviolet rays. A minimum lighting level of 15 W s/cm² (ultraviolet ray intensity x exposure time) is required to completely erase written data. Erasure by an ultraviolet lamp rated at $12,000\,\mu\text{W/cm}^2$ takes approximately 15 to 20 minutes. Remove any filter on the lamp and place the device within 2.5 cm of the lamp tubes.



DC Programming Characteristics

 $T_A = 25 \pm 5$ °C; $V_{IP} = 12.0 \pm 0.5 \text{ V}$; $V_{SS} = 0 \text{ V}$

Parameter	Symbol	Symbol (Note)	Min	Тур	Max	Unit	Condition
High-level input voltage	V _{IH}	V _{IH}	2.2		V _{DDP} + 0.3	٧	
Low-level input voltage	V _{IL}	V _{IL}	-0.3		0.8	V	
Input leakage current	V _{LIP}	VLI			10	μΑ	0 ≤ V _I ≤ V _{DDP}
High-level output voltage	V _{OH}	V _{он}	V _{DD} -1			٧	I _{OH} = -1.0 mA
Low-level output voltage	V _{OL}	V _{OL}			0.45	٧	I _{OL} = 2.0 mA
Output leakage current	lLO				10	μΑ	$0 \le V_0 \le V_{DDP}, \overline{OE} = V_{IH}$
PROG pin high voltage input current	ljp				±10	μΑ	
V _{DDP} power supply	V _{DDP}	V _{DD}	5.75	6.0	6.25	v	Program memory write mode
voltage			4.5	5.0	5.5	٧	Program memory read mode
V _{PP} power supply voltage	V _{PP}	V _{PP}	12.2	12.5	12.8	V	Program memory write mode
				$V_{PP} = V_{DDP}$		٧	Program memory read mode
V _{DDP} power supply	IDD	I _{DD}		10	30	mA	Program memory write mode
current				10	30	mA	Program memory read mode $\overline{CE} = V_{IL}, V_I = V_{IH}$
V _{PP} power supply current	Ірр	Ірр		10	30	mA	Program memory write mode CE = V _{IL} , OE = V _{IH}
				1	100	μΑ	Program memory read mode

Notes:

(1) Corresponding symbols for the μ PD27C256A

AC Programming Characteristics

 $T_A = 25 \pm 5^{\circ}C; V_{IP} = 12.0 \pm 0.5 V; V_{SS} = 0 V$

Parameter	Symbol	Symbol (Note)	Min	Тур	Max	Unit	Condition
Address setup time to CE ↓	tsac	t _{AS}	2			με	
Data to OE ↓ delay time	t _{DD} oo	^t oes	2			μs	
Input data setup time to CE ↓	tsiDC	t _{DS}	2			μs	
Address hold time after CE f	tHCA	^t AH	2			μs	
Input data hold time after CE †	tHCID	tон	2			μs	
Output data hold time after OE †	t _{HOOD}	t _{DF}	0		130	ns	
V _{PP} setup time before CE ↓	tsvpc	t _{VPS}	2			μs	
V _{DDP} setup time before CE ↓	tsvpc	tvos	2			με	
Initial program pulse width	t _{WL1}	t _{PW}	0.95	1.0	1.05	ms	
Additional program pulse width	t _{WL2}	^t opw	2.85		78.75	ms	
PROG high-voltage input setup time before CE ↓	tspc		2			μs	
Address to data output time	^t DAOD	t _{ACC}			2	μs	OE = VIL
OE ∔ to data output time	† _{DOOD}	t _{OE}			1	μs	
Data hold time after OE †	tHCOD	t _{DF}	0		130	ns	
Data hold time after address not valid	tHAOD	toн	0			ns	OE = VIL


Notes:

(1) Corresponding symbols for the μ PD27C256A


7-32



PROM Write Mode Timing



PROM Read Mode Timing



7-33



INSTRUCTION SET

The instruction set for the μ PD7831xA has 8- and 16-bit arithmetic instructions including: a 16 x 16-bit unsigned multiply with a 32-bit product; a 32 by 16-bit unsigned divide with a 32-bit quotient and a 16-bit remainder. The instruction set also executes an 8-bit and a 16-bit shift and rotate by count, 1-and 8-bit logic, and 1-, 2-, and 3-byte call instructions. String manipulation instructions are also included.

Branch

There are four addressing modes for unconditional branching. Branch instructions exist to test single bits in the program status word, the 16-bit accumulator, the special function registers, and internal RAM. The instruction set also includes multiple register PUSH and POP instructions.

Addressing

On-chip RAM locations FE20H through FEFFH can be addressed by "saddr" addressing, in which the machine code specifies the address by its low-order byte only. This mode is also used to address the first 32 special function registers, addresses FF00H through FF1FH.

Timing

Access to on-chip ROM requires one state per byte, on-chip RAM two states per byte, and external memory four states per byte minimum.

The States column of the instruction set listing indicates the number of states required to execute an instruction after it has been fetched. In "saddr" addressing, the number after the slash is applicable when addressing special function registers FF00H through FF1FH. In conditional branch instructions, the number in parentheses is applicable when the branch is not taken. String instructions are interruptable, and the number in parentheses applies if the instruction has been interrupted during its execution.

The Idle States column indicates the number of states during which the CPU does not use the peripheral bus. They are therefore available for fetching succeeding instructions. If sufficient idle states are available, prefetching will continue until the buffer is full, so as many as three bytes can be pre-fetched in this manner. If the instructions are stored in external memory, a minimum of four states is required for each byte. Idle states from each instruction are used in multiples of four, and any states in excess of multiples of four are lost.

Symbols

Symbols designations, and codes used in the instruction set are explained in the following tables.

In addition to the general register designations (such as $P_2P_1P_0$, $Q_2Q_1Q_0$ and $R_2R_1R_0$), the following designations appear in the Operation Code column.

$B_2B_1B_0$	Bit number (bit = 0 through 7) in single-bit instructions
$N_2N_1N_0$	Number of bits $(n = 0 \text{ through 7})$ in shift and rotate instructions
$N_2N_1N_0$	Register bank number (n = 0 through 7) in BRKCS and SEL instructions

Symbols

Symbol	Meaning
r	R0-R15
r1	R0-R7
r2	C, B
rp	RP0-RP7*
rp1	RP0-RP7*
rp2	DE, HL, VP, UP
sfr	Special function register, 8 bits
sfrp	Special function register, 16 bits
post	RP0, RP1, RP2, RP3, RP4, RP5/PSW, RP6, RP7. Bits set to 1 indicate register pairs to be pushed/popped to/ from the stack. RP5 pushed/popped by PUSH/POP: SP is stack pointer. PSW pushed/popped by PUSHU/POPU: RP5 is stack pointer
mem	Register indirect: [DE], [HL], [DE+], [HL+], [DE-], [HL-], [VP], [UP] Base index mode: [DE + A], [HL + A], [DE + B], [HL + B], [VP + DE], [VP + HL] Base Mode: [DE + byte], [HL + byte], [VP + byte], [UP + byte], [SP + byte] Index mode: Word [A], word [B], word [DE], word [HL]
saddr	FE20H-FF1FH: immediate byte addresses one byte in RAM, or label
saddrp	FE20H-FF1FH: immediate byte (bit $0=0$) addresses one word in RAM or label
#word	16 bits of immediate data or label
#byte	8 bits of immediate data or label
jdisp	8-bit two's complement displacement (immediate data)
f ₀ -f ₁₀	Eleven bits of immediate data corresponding to addr11
t ₀ -t ₄	Five bits of immediate data corresponding to addr5
*** and ***1	refer to the same register pairs, but generate different

^{*}rp and rp1 refer to the same register pairs, but generate different machine code.



Symbols

Meaning
3 bits of immediate data (bit position in byte), or label
3 bits of immediate data
16-bit absolute address specified by an immediate address or label
Relative branch address {(PC) + jdisp} or label
16-bit address
11-bit immediate address or label
0800H to 0FFFH; 0800H + 11-bit immediate address
Pointer into call table, 0040H-007EH: or 8040H-807EH, 5 bit immediate data or label
A register (8-bit accumulator)
X register
B register
C register
D register
E register
H register
L register
Register 0-15
Register pair AX (16-bit accumulator)
Register pair BC
Register pair VP
Register pair UP (user stack pointer)
Register pair DE
Register pair HL
Register pair 0-7
Program counter
Stack pointer
Program status word
Carry flag
Auxiliary carry flag
Zero flag
Parity/overflow flag
Sign flag
Subtract flag
Table position flag
Register bank select flag
Register set select flag
interrupt enable flag
End of software interrupt flag
Standby control register
Watchdog timer mode register

Symbol	Meaning
1	Logical complement
()	Contents of the location whose address is within (); (+) and (-) indicate that the address is incremented or decremented after it is used.
(())	Contents of the memory location defined by the contents of the location defined by the quantity within the (()).
ххн	Hexadecimal number
XH, XL	High-order 8 bits and low-order 8 bits of X

Flag Indicators

Symbol	Meaning
(blank)	No change
0	Cleared to 0
1	Set to 1
X	Set or cleared according to result
Р	Parity of result
v	Arithmetic overflow
U	Undefined
R	Restored from saved PSW

Execution Times of Memory Reference Instructions: Number of Processor States

		Memo	ory Refer	ence Mo	de
Instruction		Register Indirect	Base index	Base	Index
MOV	A, mem	5	6	6	6
	mem,A				
XCH	A, mem	7	8	8	8
	mem,A				
ADD, ADDC,	A, mem	6	7	7	7
SUB, SUBC, AND, OR, XOR	mem,A	7	8	8	8
СМР	A, mem	6	7	7	7
	mem,A	•			



Memory Addressing Modes

	mod	1 0110	1 0111	0 0110	0 1010
mem		Register Indirect	Base Index	Base	Index
000		[DE+]*	[DE+ A]	[DE+ byte]	word [DE]
0 0 1		[HL+]*	[HL+ A]	[SP+ byte]	word [A]
0 1 0		[DE-]*	[DE+8]	[HL+ byte]	word [HL]
0 1 1		[HL-]*	[HL+ B]	[UP+byte]	word [B]
1 0 0		[DE]*	[VP+DE]	[VP+ byte]	
1 0 1		[HL]*	[VP+HL]	_	_
1 1 0		[VP]	_	_	_
1 1 1		[UP]			

^{*1-}byte instructions: defined by special opcode and mem only.

General Register Designation r, r1

R ₃	R ₂	R ₁	R ₀	Reg		
0	0	0	0	R0	A	A
0	o	0	1	R1		
0	o	1	0	R2		
0	Ιo	1	1	R3	rl	
0	1 1	0	0	R4		
0	ļ ₁	0	1	R5		
0	ļ ₁	1	0	R6		
0	ļ ₁	1	1	R7		
	L	- —				г
1	0	0	0	R8		- 1
1	0	0	1	R9		
1	0	1	0	R10		
1	0	1	1	R11		
1	1	0	0	R12		
1	1	0	1	R13		
1	1	1	0	R14		
1	1	1	1	R15		\

<i>r</i> 2		
С	Reg	
0	С	
1	В	

rp				
P ₂	P ₁	P ₀	Reg Pair	
0	0	0	RP0	
0	0	1	RP1	
0	1	0	RP2	
0	1	1	RP3	
1	0	0	RP4	
1	0	1	RP5	
1	1	0	RP6	
1	1	1	RP7	
		-		

Q ₂	Q ₁	Q_0	Reg Pair	
0	0	0	RPO	<u> </u>
0	0	1	RP4	
0	1	0	RP1	
0	1	1	RP5	
1	0	0	RP2	
1	0	1	RP6	
1	1	0	RP3	
1	1	1	RP7	

rp2			
S ₁	S ₀	Reg Pair	•
0	0	VP	
0	1	UP	
1	0	DE	
1	1	HL	



				ldle				FI	ags				One	rati	on C	nde	(Bit	ts 7	- 01	
emonic	Operand	Operation	States	States	Bytes	8	Z	AC	P/V	SUB	CY				es B				<u>,</u>	
ata Tra	ansfer																			
V	r1,#byte	r1 ← byte	3	3	2							1	0	1	1	1	R	₂ R	1 R ₀	
																ata				
	saddr,#byte	(saddr) ← byte	3/4	0	3							0	0						0	
												_		S	add			t		
																ata				
	sfr,#byte	sfr ← byte	4	0	3							0	0					1	1	
												_			Str-					
					_				_							ata				
	r,r1	r ← r1	3	3	2							-	0						0	
																		_	1 R ₀	
	A,r1	A ← r1	3	3	1												_	_	1 R ₀	
	A,saddr	A ← (saddr)	3/4	1	2							0	0						0	
															add					
	saddr,A	(saddr) ← A	3/4	0	2							0	0						0	
				<u></u>											add					
	saddr,saddr	(saddr) ← (saddr)	4/6	0	3							0	0						0	
												_			add					
															add					
	A,sfr	A ← sfr	4	1	2							0	0) (0	
															Sfr					
	sfr,A	sfr ← A	4	0	2							0	0) 1			1	0	
															Sfr					
	A,mem*	A ← (mem)	5	3	1) 1	1		m	em	
	A,mem	A ← (mem)	5-6	3-4	2-4							0) (od			
												0	<u> </u>	me					0	
												_			Low					
																gh offset				
	mem,A*	(mem) ← A	5	2	1) 1			me	em	
	mem,A	(mem) ← A	5-6	2	2-4							0					nod			
												_1		me					0 0	
															Low	of	fset	t		

^{*}When mem is [DE], [HL], [DE+], [DE-], [HL+], or [HL-]

High offset

μPD7831xA/78P31xA



Instructions (cont)

		Operation		ldie		Flags)ner	atio	n Ca	nde (Bits	7-0)
Mnemonic	Operand		States	States	Bytes	8	Z		P/V	SUB	CY					thr		
Data Tra	nsfer (cont)		_															
MOV (cont)	A,[saddrp]	A ← ((saddrp))	5/6	1	2							0	0	0	1	1	0	0 0
										_				Sa	ddr	-off:	set	
	[saddrp],A	((saddrp)) ← A	4/5	0	2							0	0	0	1	1	0	0 1
														Sa	ddr	-off	set	
	A,!addr16	A ← (addr16)	5	3	4							0	0	0	0	1	0	0 1
												1	1			0		0 (
												_				add	_	
															<u> </u>	ado		
	!addr16,A	(addr16) ← A	4	2	4							0				1		0 1
												1	1	1	1	0	0	0 1
												_		L	0W	add	lr	
															<u> </u>	ado	ir	
	PSWL,#byte	PSWL ← byte	4	0	3	χ	Χ	X	X	X	Х	0	0	1	0	1	0	1 1
												1	1	1	1	1	1	1 (
															Da	ıta		
	PSWH,#byte	PSWH ← byte	4	0	3							0	0	1	0	1	0	1 1
												1	1	1	1	1	1_	1 1
																ıta		
	PSWL,A	PSWL ← A	4	0	2	X	X	Х	X	X	Х	0	0	0	1	0	0	1 (
												1		1				1 (
	PSWH,A	PSWH ← A	4	0	2							0			1	0	0	1 (
												_1	1	1	1	1	1	1 1
	A,PSWL	A ← PSWL	4	1	2							0		0	1	0	0	0 (
												1		1	1		1	1 (
	A,PSWH	A ← PSWH	4	1	2							0	0	0	_1		0	0 (
												1	1	1	1	1	1	1 '
XCH	A,r1	A ←→ r1	4	4	1					_		1			1		_	R ₁ R
	r,r1	r ↔ r1	4	4	2							0	0	1	0	0	1	0 1
										_			_		R ₀	0	R ₂	R ₁ R
	A,mem	A ←→ (mem)	7-8	3-4	2-4							0	0	0			nod	
												0	. 1	nen	n	0	1	0 (
														Lo	w	offs	et	
														Hi	gh	offs	et	
	A,saddr	A ←→ (saddr)	4/6	0	2							0	0	1	0	0	0	0 1
	~											Saddr-offset						
	A,sfr	A ←→ sfr	8	3	3							0				0		0 .
												0	0	1	0	0	0	0
												-		S	fr-c	offse	et	_



nstri			

_				idie		_		F	lags			ſ	0p	era	tior	ı Ca	de (Bits	7-	0)
Mnemonic	Operand	Operation	States	States	Bytes	S	Z	AC	P/V	SUB	CY		_				thr			
Data Tra	nsfer (cont)																			
	A,[saddrp]	A ←→ ((saddrp))	6/7	0	2							0	-	0	1	0	0	0	1	1
															Sa	ddr	-off	set		
	saddr,saddr	(saddr) ←→ (saddr)	8/12	0	3							0	7	0	1	1	1	0	0	1
		, , , , , ,										_	_	_	Sa	ddr	-off	set		
															Sa	ddr	-off	set		
MOVW	rp1,#word	rp1 ← word	3	3	3							0		1	1	0	0	Q_2	Q ₁	Q
	• '												_		L	ow	byt	e		
												_	_	_	Н	igh	by1	e		
	saddrp,#word	(saddrp) ← word	3/4	0	4							0		0	0	0	1	1	0	0
	, , , , , , , , , , , , , , , , , , ,	(_	_	_	Sa	ddr	-off	set		
													_		L	ow	byt	e		
																	by			
	sfrp,#word	sfrp ← word	4	0	4							0	_	0	0	0	1	0	1	1
													_	_	S	fr-c	offs	et		
												_	_	_	L	ow.	byt	e		
													_	_	Н	igh	by:	te		
	rp,rp1	rp ← rp1	3	3	2				•			0	_	0	1	0	0	1	0	0
	, , ,	, .										P	2 !	P ₁	Po	0	1	Q ₂	Q	ı Q
	AX,saddrp	AX ← (saddrp)	3/4	1	2							0	_	0	0	1	1	1	0	0
		,										_	_	_	Sa	ddı	-off	set		
	saddrp,AX	(saddrp) ← AX	3/4	0	2						-	0	_	0	0	1	1	0	1	0
	,														Sa	ddı	-011	set	_	
	saddrp,saddrp	(saddrp) ← (saddrp)	4/6	0	3		-					0)	0	1	1	1	1	0	0
													_		Sa	dd	-off	set		
													_		Sa	dd	-off	set		
	AX,sfrp	AX ← sfrp	4	1	2							0)	0	0	1	0	0	0	1
		·											_		S	fr-	offs	et		
	sfrp,AX	sfrp ← AX	4	0	2							0)	0	0	1	0	0	1	1
	•	•												_	5	fr-	offs	et		
	rpl,!addr16	rpl ← (addr16)	10	6	4							C)	0	0	0	1	0	0	1
	• /	, , ,										1	<u> </u>	0	0	0	0	Q ₂	Q	1 0
													_	_	ī	.ow	Ad	dr		
												_			H	ligh	ı Ad	dr		_
	!addr16,rpl	(addr16) ← rpl	8	4	4							()	0	0	0	1	0	0	1
		(,										1	1	0	0	1	0	Q ₂	Q	1 Q
												-	_	_	_	_	Ad			
												-	_	_	F	lint	ı Ad	dr		
						_						_	_	_					_	



				ldle		_		F	lags			_ Operation Code (Bits 74
Mnemonic	Operand	Operation	States	States	Bytes	S	Z	AC	P/V	SUB	CY	Bytes B1 thru B5
Data Tra	ansfer (cont)											
XCHW	AX,saddrp	AX ←→ (saddrp)	4/6	0	2							0 0 0 1 1 0 1
												Saddr-offset
	AX,sfrp	AX ←→ sfrp	9	3	3							0 0 0 0 0 0
												0 0 0 1 1 0 1
												Sfr-offset
	saddrp, saddrp	(saddrp) ←→ (saddrp)	8/12	0	3							0 0 1 0 1 0 1
												Saddr-offset
												Saddr-offset
	rp,rp1	rp ←→ rp1	5	5	2							0 0 1 0 0 1 0
												P ₂ P ₁ P ₀ 0 1 Q ₂ Q ₁
8-Bit Op	eration		_									
ADD	A,#byte	A, CY ← A + byte	3	3	2	Χ	Χ	Х	٧	0	Х	1 0 1 0 1 0 0
												Data
	saddr,#byte	(saddr), CY ← (saddr) + byte	5/7	0	3	Χ	Χ	Χ	٧	0	X	0 1 1 0 1 0 0
												Saddr-offset
												Data
	sfr,#byte	sfr, CY ← sfr + byte	10	3	4	Χ	X	X	٧	0	X	0 0 0 0 0 0 0
												0 1 1 0 1 0 0
												Sfr-offset
												Data
	r,r1	r , CY \leftarrow $r + r$ 1	3	3	2	Χ	Χ	X	٧	0	Χ	1 0 0 0 1 0 0
												R ₃ R ₂ R ₁ R ₀ 0 R ₂ R ₁
	A,saddr	$A, CY \leftarrow A + (saddr)$	3/4	1	2	Х	X	X	٧	0	Х	1 0 0 1 1 0 0
	,											Saddr-offset
	A,sfr	A, CY \leftarrow A + sfr	7	4	3	Χ	X	X	٧	0	Х	0 0 0 0 0 0 0
												1 0 0 1 1 0 0
												Sfr-offset
	saddr,saddr	(saddr), CY ← (saddr)	6/9	0	3	Х	X	Χ	٧	0	X	0 1 1 1 1 0 0
		+ (saddr)										Saddr-offset
												Saddr-offset
	A,mem	A, CY ← A + (mem)	6-7	4-5	2-4	Х	X	X	٧	0	X	0 0 0 mod
												0 mem 1 0 0
												Low offset
												High offset
	mem,A	(mem), CY \leftarrow (mem) + A	7-8	2-3	2-4	Х	X	X	٧	0	Х	0 0 0 mod
												1 mem 1 0 0
												Low offset
												High offset



Instructions (cont
----------------	------

				ldle				F	lags			Operation Code (Bits 7-0)
Mnemonic	Operand	Operation	States	States	Bytes	8	Z	AC	P/V	SUB	CY	Bytes B1 thru B5
8-Bit Op	peration (cont)											
ADDC	A,#byte	A, CY ← A + byte + CY	3	3	2	Х	Х	Х	٧	0	Х	1 0 1 0 1 0 0 1
												Data
	saddr,#byte	(saddr), CY ← (saddr)	5/7	0	3	Х	χ	X	٧	0	Х	0 1 1 0 1 0 0 1
		+ byte + CY										Saddr-offset
												Data
	sfr,#byte	$sfr, CY \leftarrow sfr + byte + CY$	10	3	4	X	X	X	٧	0	X	0 0 0 0 0 0 0 1
												0 1 1 0 1 0 0 1
												Sfr-offset
												Data
	r,r1	$r, CY \leftarrow r + r1 + CY$	3	3	2	Х	X	X	٧	0	X	1 0 0 0 1 0 0 1
												R ₃ R ₂ R ₁ R ₀ 0 R ₂ R ₁ R ₀
	A,saddr	$A, CY \leftarrow A + (saddr) + CY$	3/4	1	2	Х	X	X	٧	0	Х	1 0 0 1 1 0 0 1
												Saddr-offset
	A,sfr	A, CY \leftarrow A + sfr + CY	7	4	3	X	X	X	٧	0	X	0 0 0 0 0 0 0 1
												1 0 0 1 1 0 0 1
			_									Sfr-offset
	saddr,saddr	(saddr), CY ← (saddr)	6/9	0	3	Х	X	X	٧	0	X	0 1 1 1 1 0 0 1
		+ (saddr) + CY										Saddr-offset
												Saddr-offset
	A,mem	$A, CY \leftarrow A + (mem) + CY$	6-7	4-5	2-4	Х	Х	X	٧	0	X	0 0 0 mod
												0 mem 1 0 0 1
												Low offset
												High offset
	mem,A	(mem), CY ← (mem) + A + CY	7-8	2-3	2-4	Х	X	X	٧	0	X	0 0 0 mod
		+ A + Uf										1 mem 1 0 0 1
												Low offset
												High offset
SUB	A,#byte	A, CY ← A — byte	3	3	2	X	X	X	٧	1	X	1 0 1 0 1 0 1 0
												Data
	saddr,#byte	(saddr), CY ← (saddr) – byte	5/7	0	3	X	X	X	٧	1	X	0 1 1 0 1 0 1 0
												Saddr-offset
												Data
	sfr,#byte	sfr, CY ← sfr – byte	10	3	4	X	X	X	٧	1	X	0 0 0 0 0 0 0 1
												0 1 1 0 1 0 1 0
												Sfr-offset
												Data
	r,r1	r , $CY \leftarrow r - r1$	3	3	2	Χ	X	Х	٧	1	X	1 0 0 0 1 0 1 0
							.,	• • •				R ₃ R ₂ R ₁ R ₀ 0 R ₂ R ₁ R ₀
	A,saddr	$A, CY \leftarrow A - (saddr)$	3/4	1	2	X	X	Х	٧	1	X	1 0 0 1 1 0 1 0
												Saddr-offset



				ldle				F	lags			_ Operation Code (Bits 7-0)
Mnemonic	Operand	Operation	States	States	Bytes	S	Z	AC	P/V	SUB	CY	Bytes B1 thru B5
8-Bit Op	eration (cont)											
SUB (cont)	A,sfr	A, CY ← A — sfr	7	4	3	Х	χ	Х	٧	1	X	0 0 0 0 0 0 0
												1 0 0 1 1 0 1
												Sfr-offset
	saddr,saddr	(saddr), CY ← (saddr)	6/9	0	3	X	X	Х	٧	1	X	0 1 1 1 1 0 1
		— (saddr)										Saddr-offset
												Saddr-offset
	A,mem	A, CY ← A — (mem)	6-7	4-5	2-4	Х	X	X	٧	1	X	0 0 0 mod
												0 mem 1 0 1
												Low offset
						.,						High offset
	mem, A	(mem), CY \leftarrow (mem) $-$ A	7-8	2-3	2-4	Х	Х	X	٧	1	X	0 0 0 mod
												1 mem 1 0 1
												Low offset
SUBC	A #hydo	A, CY ← A − byte − CY	3	3	2	Х	X	X	v	1	Х	High offset
3000	A,#byte	A, 01 - A - 0yle - 01	3	3	2	^	^	^	٧	'	^	Data
	saddr,#byte	(saddr), CY ← (saddr)	5/7	0	3	X	Y	X	v	1	X	0 1 1 0 1 0 1
	Saddi, #byte	- byte - CY	3//	U	3	^	^	^	٠	•	^	Saddr-offset
		•										Data
	sfr,#byte	sfr, CY ← sfr – byte – CY	10	3	4	Х	Х	X	v	1	Х	0 0 0 0 0 0 0
	5.1, o j 10			_	•			,,	·		••	0 1 1 0 1 0 1
												Sfr-offset
												Data
	r,r1	r, CY ← r - r1 - CY	3	3	2	X	Χ	Х	٧	1	X	1 0 0 0 1 0 1
												R ₃ R ₂ R ₁ R ₀ 0 R ₂ R ₁ F
	A,saddr	$A, CY \leftarrow A - (saddr) - CY$	3/4	1	2	Х	X	Х	٧	1	Х	1 0 0 1 1 0 1
												Saddr-offset
	A,sfr	$A, CY \leftarrow A - str - CY$	7	4	3	Х	Χ	Х	٧	1	X	0 0 0 0 0 0 0
												1 0 0 1 1 0 1
												Sfr-offset
	saddr,saddr	(saddr), CY - (saddr)	6/9	0	3	X	Χ	Χ	٧	1	Х	0 1 1 1 1 0 1
		— (saddr) — CY										Saddr-offset
												Saddr-offset
	A,mem	A, CY ← A − (mem) − CY	6-7	4-5	2-4	X	χ	Χ	٧	1	X	0 0 0 mod
												0 mem 1 0 1
												Low offset
												High offset



				idle				_ F	lags				per	ation	Code	(Bits	7-0
Mnemonic	Operand	Operation	States	States	Bytes	S	Z	AC	P/V	SUB	CY				B1 th		
8-Bit Op	eration (cont)																
SUBC	mem, A	(mem), CY ← (mem)	7-8	2-3	2-4	Χ	Χ	Χ	٧	1	X	0	0	0		mod	
(cont)		- A - CY										1	f	nem	1	0	1
														Lov	v offs	et	
														Hig	h off:	set	
AND	A,#byte	A ← A ∧ byte	3	3	2	X	X		Р	0		1	0	1	0 1	1	0
															Data		
	saddr,#byte	(saddr) ← (saddr) ∧ byte	5/7	0	3	X	Х		Р	0		0	1	1	0 1	1	0
														Sad	dr-of	fset	
															Data		
	sfr,#byte	sfr ← sfr ∧ byte	10	3	4	X	X		Р	0		0	0	0	0 0	0	0
												0	1	1	0 1	1	0
														Sf	r-offs	et	
															Data		
	r,r1	r ← r ∧ r1	3	3	2	X	X		P	0		1	0	0	0 1	1	0
												R ₃	R ₂	R ₁ I	R ₀ 0	R ₂	R ₁
	A,saddr	A ← A ∧ (saddr)	3/4	1	2	X	X		Р	0		1	0	0	1 1	1	0
														Sad	dr-of	fset	
	A,sfr	A ← A ∧ sfr	7	4	3	Х	X		Р	0		0	0	0	0 0	0	0
												1	0	0	1 1	1	0
														Sf	r-offs	et	
	saddr,saddr	$(saddr) \leftarrow (saddr) \land (saddr)$	6/9	0	3	X	X		P	0		0	1	1	1 1	1	0
														Sad	dr-of	fset	
														Sad	dr-of	fset	
	A,mem	A ← A ∧ (mem)	6-7	4-5	2-4	X	X		Р	0		0	0	0		mod	1
												0		mem	1	1	0
														Lo	w off	set	
														Hiç	h off	set	
	mem,A	(mem) ← (mem) ∧ A	7-8	2-3	2-4	Х	Х		Р	0		0	0	0		mod	į
												1		mem	_1	1	0
														Lo	w off	set	
														Hiç	h off	set	
OR	A,#byte	A ← A V byte	3	3	2	X	Х		P	0		1	0	1	0 1	1	1
															Data		
	saddr,#byte	(saddr) ← (saddr) V byte	5/7	0	3	X	Х		Р	0		0	1	1	0 1	1	1
												Ξ		Sac	dr-of	fset	
															Data		



				ldle		_		Flags		_ Operation Code (Bits 7-0)
Mnemonic	Operand	Operation	States	States	Bytes	8	Z	AC P/V	SUB CY	Bytes B1 thru B5
8-Bit Op	eration (cont)									
OR (cont)	sfr,#byte	sfr ← sfr V byte	10	3	4	X	X	Р	0	0 0 0 0 0 0 0 1
	-									0 1 1 0 1 1 1 0
										Sfr-offset
										Data
	r,r1	r ← r V r1	3	3	2	Х	X	Р	0	1 0 0 0 1 1 1 0
										R ₃ R ₂ R ₁ R ₀ 0 R ₂ R ₁ R ₀
	A,saddr	A ← A V (saddr)	3/4	1	2	X	X	Р	0	1 0 0 1 1 1 1 0
										Saddr-offset
	A,sfr	A ← A V sfr	7	4	3	Χ	X	Р	0	0 0 0 0 0 0 0 1
										1 0 0 1 1 1 1 0
										Sfr-offset
	saddr,saddr	(saddr) ← (saddr) V (saddr)	6/9	0	3	X	X	Р	0	0 1 1 1 1 1 1 0
										Saddr-offset
										Saddr-offset
	A,mem	A ← A V (mem)	6-7	4-5	2-4	X	X	P	0	0 0 0 mod
										0 mem 1 1 1 0
										Low offset
										High offset
	mem,A	(mem) ← (mem) V A	7-8	2-3	2-4	X	χ	₽	0	0 0 0 mod
										1 mem 1 1 1 0
										Low offset
								-		High offset
XOR	A,#byte	A ← V byte	3	3	2	X	X	P	0	1 0 1 0 1 1 0 1
					_					Data
	saddr,#byte	(saddr) ← (saddr) ¥ byte	5/7	0	3	X	χ	P	0	0 1 1 0 1 1 0 1
										Saddr-offset
										Data
	sfr,#byte	sfr ← sfr ¥ byte	10	3	4	Х	Χ	P	0	0 0 0 0 0 0 0 1
										0 1 1 0 1 1 0 1
										Sfr-offset
										Data
	r,r1	r ← r V r1	3	3	2	Х	X	P	0	1 0 0 0 1 1 0 1
										R ₃ R ₂ R ₁ R ₀ O R ₂ R ₁ R
	A,saddr	A ← A V (saddr)	3/4	1	2	Х	X	Р	0	1 0 0 1 1 1 0 1
										Saddr-offset
	A,sfr	A ← A ¥ sfr	7	4	3	Х	Х	Р	0	0 0 0 0 0 0 0 1
										1 0 0 1 1 1 0 1
										Sfr-offset



instru	ictions	(cont

				ldle		_		F	lags			Operation Code (Bits 7-0)
Mnemonic	Operand	Operation	States	States	Bytes	8	Z	AC	P/V	SUB	CY	Bytes 81 thru 85
8-Bit Op	eration (cont)											
(OR (cont)	saddr,saddr	(saddr) ← (saddr) + (saddr)	6/9	0	3	Х	Х		Р	0		0 1 1 1 1 1 0 1
												Saddr-offset
												Saddr-offset
	A,mem	A ← A ★ (mem)	6-7	4-5	2-4	X	X		Р	0		0 0 0 mod
												0 mem 1 1 0 1
												Low offset
												High offset
	mem,A	(mem) ← (mem) V A	7-8	2-3	2-4	X	X		P	0		0 0 0 mod
												1 mem 1 1 0 1
												Low offset
												High offset
СМР	A,#byte	A — byte	3	3	2	X	Х	Х	٧	1	Х	1 0 1 0 1 1 1 1
												Data
	saddr,#byte	(saddr) – byte	5/7	1	3	X	Х	Х	٧	1	Х	0 1 1 0 1 1 1 1
												Saddr-offset
												Data
	sfr,#byte	sfr – byte	10	4	4	X	Х	Х	٧	1	X	0 0 0 0 0 0 0 1
												0 1 1 0 1 1 1 1
												Sfr-offset
												Data
	r,r1	r – r1	3	3	2	Х	X	Х	٧	1	X	1 0 0 0 1 1 1 1
												R3 R2 R1 R0 0 R2 R1 R0
	A,saddr	A — (saddr)	3/4	1	2	X	X	Х	٧	1	X	1 0 0 1 1 1 1 1
												Saddr-offset
	A,sfr	A — sfr	7	4	3	X	X	X	٧	1	X	0 0 0 0 0 0 0 1
												1 0 0 1 1 1 1 1
											_	Sfr-offset
	saddr,saddr	(saddr) — (saddr)	6/8	1	3	X	Х	Х	٧	1	X	0 1 1 1 1 1 1 1
												Saddr-offset
												Saddr-offset
	A,mem	A — (mem)	6-7	4-5	2-4	X	X	Х	٧	1	X	0 0 0 mod
												0 mem 1 1 1 1
												Low offset
												High offset
	mem,A	(mem) — A	6-7	3-4	2-4	X	X	X	٧	1	X	0 0 0 mod
												1 mem 1 1 1 1
												Low offset
												High offset



				ldle				F	lags			(per	ati	on C	ode	e (Bit	s 7	-01
Mnemonic	Operand	Operation	States	States	Bytes	8	Z	AC	P/V	SUB	CY						hru B		
16-Bit O	peration																		
ADDW	AX,#word	AX, CY ← AX + word	4	4	3	X	Х	Х	٧	0	Χ	0	0	1	0	١.	1 1	0	1
															Lov	v b	yte		
															Hig	h b	yte		
	saddrp,#word	(saddrp), CY ← (saddrp)	5/7	0	4	Х	Х	X	٧	0	X	0	0	() (١.	1 1	0	1
		+ word												S	add	lr-o	ffset	t	
															Lov	N b	yte		
															Hig	h b	yte		
	sfrp,#word	sfrp, CY ← sfrp + word	10	3	. 5	χ	Х	X	٧	0	Χ	0	0	(0) (0 0	0	1
												0	0	(0)	1 1	0	1
															Sfr	-of	fset		
											_			Lov	w b	yte			
															Hig	h b	yte		
	rp,rp1	rp, CY ← rp + rp1	4	4	2	Χ	X	Х	٧	0	Χ	1	0	{	0)	1 0	C	0
										_		P ₂	P	P	0 0		1 Q ₂	Q	1 Q ₀
	AX,saddrp	AX, CY ← AX + (saddrp)	4/5	2	2	X	Х	X	٧	0	X	0	0	() 1		1 1	0	1
										_				S	add	ir-c	ffse	t	
	AX,sfrp	AX, CY ← AX + sfrp	8	5	3	Χ	Х	Х	٧	0	Χ	0	0	(0 0) (0 0	_ (1
												0	0	() 1		1 1	C	1
															Sft	-of	fset		
	saddrp,saddrp	(saddrp), CY ← (saddrp)	6/9	0	3	Χ	X	Х	٧	0	Х	0	0		1 1	1	1 1	C	1
		+ (saddrp)												S	ado	ir-c	offse	t	
														S	Sado	ir-c	offse	t	
SUBW	AX,#word	AX, CY ← AX — word	4	3	3	Χ	Х	Х	٧	1	Х	0	0		1 0)	1 1	1	0
															Lov	w b	yte		
															Hig	ıh t	yte		
	saddrp,#word	(saddrp), CY ← (saddrp)	5/7	0	4	Χ	Х	Х	٧	1	Х	0	0	(0 0)	1 1	1	0
		— word												S	add	dr-c	offse	t	
															Lo	w b	yte		
															Hig	h t	yte		



Instructions (con	t)
-------------------	----

				ldle				F	lags			Operation Code (Bits 7-0)
Mnemonic	Operand	Operation	States	States	Bytes	S	Z	AC	P/V	SUB	CY	Bytes B1 thru B5
16-Bit O	peration (cont)											
SUBW	sfrp,#word	strp, CY ← strp – word	10	3	5	Х	Χ	Х	٧	1	Х	0 0 0 0 0 0 0 1
(cont)												0 0 0 0 1 1 1 0
												Sfr-offset
												Low byte
												High byte
	rp,rp1	rp, CY ← rp − rp1	4	4	2	X	X	Х	٧	1	Х	1 0 0 0 1 0 1 0
												P ₂ P ₁ P ₀ 0 1 Q ₂ Q ₁ Q ₀
	AX,saddrp	$AX, CY \leftarrow AX - (saddrp)$	4/5	2	2	X	X	Х	٧	1	Χ	0 0 0 1 1 1 1 0
												Saddr-offset
	AX,sfrp	$AX, CY \leftarrow AX - sfrp$	8	5	3	X	X	X	٧	1	X	0 0 0 0 0 0 0 1
												0 0 0 1 1 1 1 0
												Sfr-offset
	saddrp,saddrp	$(saddrp), CY \leftarrow (saddrp)$	6/9	0	3	X	X	X	٧	1	X	0 0 1 1 1 1 1 0
		— (saddrp)										Saddr-offset
												Saddr-offset
CMPW	AX,#word	AX — word	4	3	3	X	X	X	٧	1	X	0 0 1 0 1 1 1 1
												Low byte
												High byte
	saddrp,#word	(saddrp) — word	4/5	1	4	Х	X	Х	٧	1	X	0 0 0 0 1 1 1 1
												Saddr-offset
												Low byte
				<u>-</u>								High byte
	sfrp,#word	sfrp — word	8	4	5	Х	X	X	٧	1	X	0 0 0 0 0 0 0 1
												0 0 0 0 1 1 1 1
												Sfr-offset
												Low byte
												High byte
	rp,rp1	rp — rp†	4	4	2	Χ	Х	Χ	٧	1	Χ	1 0 0 0 1 1 1 1
										_		P ₂ P ₁ P ₀ 0 1 Q ₂ Q ₁ Q ₀
	AX,saddrp	AX-(saddrp)	4/5	1	2	Х	Χ	X	٧	1	Χ	0 0 0 1 1 1 1 1
												Saddr-offset
	AX,sfrp	AX — sfrp	8	4	3	Х	Х	Х	٧	1	Х	0 0 0 0 0 0 0 1
												0 0 0 1 1 1 1 1
												Sfr-offset
	saddrp,saddrp	(saddrp) — (saddrp)	5/7	1	3	Х	Χ	Х	٧	1	Х	0 0 1 1 1 1 1 1
												Saddr-offset
												Saddr-offset



				ldle				F	lags			Operation Code (Bits 7-0)
Mnemonic	Operand	Operation	States	States	Bytes	8	Z	AC	P/V	SUB	CY	Bytes B1 thru B5
Multipile	cation/Division	-										
MULU	r1	AX ← A x r1	18	18	2							0 0 0 0 0 1 0 1
												0 0 0 0 1 R ₂ R ₁ R ₀
DIVUW	r1	AX (Quotient), r1 (Remainder)	26	26	2							0 0 0 0 0 1 0 1
		← AX ÷ r1										0 0 0 1 1 R ₂ R ₁ R ₀
MULUW	rp1	AX (High-order 16 bits),	27	27	2							0 0 0 0 0 1 0 1
		rp1 (Low-order 16 bits) AX x rp1										0 0 1 0 1 Q ₂ Q ₁ Q ₀
DIVUX	rp1	AXDE (Quotient),	50	50	2							0 0 0 0 0 1 0 1
		rp1 (Remainder) ← AXDE ÷ rp1										1 1 1 0 1 02 01 00
Increme	nt/Decrement											
INC	r1	r1 ← r1 + 1	3	3	1	Х	X	Х	٧	0		1 1 0 0 0 R ₂ R ₁ R ₀
	saddr	$(saddr) \leftarrow (saddr) + 1$	4/6	0	2	Х	X	X	٧	0		0 0 1 0 0 1 1 0
												Saddr-offset
DEC	<u>r1</u>	r1 ← r1 – 1	3	3	1	X	X	X		1		1 1 0 0 1 R ₂ R ₁ R ₀
	saddr	(saddr) ← (saddr) – 1	4/6	0	2	X	X	X	٧	1		0 0 1 0 0 1 1 1
				 .								Saddr-offset
INCW	rp2	rp2 ← rp2 + 1	3	3	1							0 1 0 0 0 1 S ₁ S ₀
	saddrp	$(saddrp) \leftarrow (saddrp) + 1$	6/8	2	3							0 0 0 0 0 1 1 1
												1 1 1 0 1 0 0 0
												Saddr-offset
DECW	rp2	rp2 ← rp2 – 1	3	3	1							0 1 0 0 1 1 S ₁ S ₀
	saddrp	$(saddrp) \leftarrow (saddrp) - 1$	6/8	2	3							0 0 0 0 0 1 1 1
												1 1 1 0 1 0 0 1
0-14	d Datata											Saddr-offset
	d Rotate	(CY,r1 ₇ ← r1 ₀ ,	4+3n	4+3n	2				P	0		0 0 1 1 0 0 0 0
ROR	r1,n	$(01, 117 \leftarrow 110,$ $r1_{m-1} \leftarrow r1_m) \times n$	47311	47311	2				•	v	^	0 1 N ₂ N ₁ N ₀ R ₂ R ₁ R ₀
DOI	-1 -	(CY, r1 ₀ ← r1 ₇ ,	4+3n	4+3n	2				P	0	X	0 0 1 1 0 0 0 1
ROL	r1,n	$(01, 110 \leftarrow 117,$ $r1_{m+1} \leftarrow r1_m) \times n$	4 ⊤311	4700	L				•	v	^	0 1 N ₂ N ₁ N ₀ R ₂ R ₁ R ₀
RORC	r1,n	(CY ← r1 ₀ , r1 ₇ ← CY,	4+3n	4+3n	2				Р	0	x	0 0 1 1 0 0 0 0
	1 1,11	$r1_{m-1} \leftarrow r1_m$) x n			-				•	-		0 0 N ₂ N ₁ N ₀ R ₂ R ₁ R ₀
ROLC	r1,n	(CY ← r1 ₇ , r1 ₀ ← CY,	4+3n	4+3n	2				P	0	Х	0 0 1 1 0 0 0 1
11020	,	$r1_{m+1} \leftarrow r1_m$) x n			-					•		0 0 N ₂ N ₁ N ₀ R ₂ R ₁ R ₀



				ldle					Flags			_ Operation Code (Bits 7-0)
Mnemonic	Operand	Operation	States	States	Bytes	8	Z	AC	P/V	SUB	CY	Bytes B1 thru B5
Shift an	d Rotate (cont)											
SHR	r1,n	(CY ← r1 ₀ , r1 ₇ ← 0,	4+3n	4+3n	2	Х	Х	0	Ρ	0	Х	0 0 1 1 0 0 0 0
	· · · · · · · · · · · · · · · · · · ·	$r1_{m-1} \leftarrow r1_{m}$) x n										1 0 N2 N1 N0 R2 R1 R0
SHL	r1,n	(CY ← r1 ₇ , r1 ₀ ← 0,	4+3n	4+3n	2	Х	Х	0	Р	0	X	0 0 1 1 0 0 0 1
		r1 _{m + 1} ← r1 _m) x n										1 0 N ₂ N ₁ N ₀ R ₂ R ₁ R ₀
SHRW	rp1,n	(CY ← rp1 ₀ , rp1 ₁₅ ← 0,	4+3n	4+3n	2	Х	Х	0	Р	0	Х	0 0 1 1 0 0 0 0
		rp1 _{m − 1} ← rp1 _m) x n										1 1 N ₂ N ₁ N ₀ Q ₂ Q ₁ Q ₀
SHLW	rp1,n	$(CY \leftarrow rp1_{15}, rp1_0 \leftarrow 0,$	4+3n	4+3n	2	X	Х	0	Р	0	Х	0 0 1 1 0 0 0 1
		$rp1_{m+1} \leftarrow rp1_m) \times n$										1 1 N ₂ N ₁ N ₀ Q ₂ Q ₁ Q ₀
ROR4	[rp1]	$A_{3-0} \leftarrow (rp1)_{3-0}$	7	3	2							0 0 0 0 0 1 0 1
		(rp1) ₇₋₄ ← A ₃₋₀ ,										1 0 0 0 1 02 01 00
		(rp1) ₃₋₀ ← (rp1) ₇₋₄										
ROL4	[rp1]	$A_{3-0} \leftarrow (rp1)_{7-4},$	7	3	2							0 0 0 0 0 1 0 1
		$(rp1)_{3-0} \leftarrow A_{3-0},$ $(rp1)_{7-4} \leftarrow (rp1)_{3-0}$										1 0 0 1 1 02 01 00
BCD Ad	justment				-							
ADJ4		Decimal adjust accumulator	3	3	1	х	Х	Х	Р		Х	0 0 0 0 0 1 0 0
Bit Mani	pulation											
MOV1	CY,saddr.bit	CY ← (saddr.bit)	6/7	4	3						х	0 0 0 0 1 0 0 0
												0 0 0 0 0 B ₂ B ₁ B ₀
												Saddr-offset
	CY,sfr.bit	CY ← sfr.bit	7	4	3						Х	0 0 0 0 1 0 0 0
												0 0 0 0 1 B ₂ B ₁ B ₀
												Sfr-offset
	CY,A.bit	CY ← A₅bit	6	6	2			•			Х	0 0 0 0 0 0 1 1
												0 0 0 0 1 B ₂ B ₁ B ₀
	CY,X.bit	CY ← X _* bit	6	6	2						Х	0 0 0 0 0 0 1 1
												0 0 0 0 0 B ₂ B ₁ B ₀
	CY,PSWL.bit	CY ← PSWH.bit	6	6	2						х	0 0 0 0 0 0 1 0
												0 0 0 0 1 B ₂ B ₁ B ₀
	CY,PSWL.bit	CY ← PSWL.bit	6	6	2					-	х	0 0 0 0 0 0 1 0
												0 0 0 0 0 B ₂ B ₁ B ₀
	saddr.bit,CY	(saddr.bit) ← CY	7/8	3	3							0 0 0 0 1 0 0 0
												0 0 0 1 0 B ₂ B ₁ B ₀
												Saddr-offset
	sfr.bit,CY	sfr.bit ← CY	8	3	3							0 0 0 0 1 0 0 0
												0 0 0 1 1 B ₂ B ₁ B ₀
												Sfr-offset
	A.bit,CY	A.bit ← CY	8	8	2							0 0 0 0 0 0 1 1
												0 0 0 1 1 B ₂ B ₁ B ₀



Instructions	(cont)
--------------	--------

				idle				F	lags			Operation Code (Bits 7-0)
Maemonic	Operand	Operation	States	States	Bytes	S	Z	AC	P/V	SUB	CY	Bytes B1 thru B5
Bit Mani	ipulation (cont)	<u>.</u>										•
MOV1	X.bit,CY	X₌bit ← CY	8	8	2							0 0 0 0 0 0 1 1
cont)												0 0 0 1 0 B ₂ B ₁ B ₀
	PSWH.bit,CY	PSW _H ,bit ← CY	9	9	2	_						0 0 0 0 0 0 1 0
		"										0 0 0 1 1 B ₂ B ₁ B ₀
	PSWL.bit,CY	PSW _L ,bit ← CY	9	9	2	X	Х	Х	Х	X		0 0 0 0 0 0 1 0
												0 0 0 1 0 B ₂ B ₁ B ₀
AND1	CY,saddr.bit	CY ← CY ∧ (saddr.bit)	6/7	4	3						Х	0 0 0 0 1 0 0 0
	- ,											0 0 1 0 0 B ₂ B ₁ B ₀
												Saddr-offset
	CY,/saddr.bit	CY ← CY ∧ (saddr.bit)	6/7	4	3						Х	0 0 0 0 1 0 0 0
		,										0 0 1 1 0 B ₂ B ₁ B ₆
												Saddr-offset
	CY,sfr.bit	CY ← CY ∧ sfr.bit	7	4	3						X	0 0 0 0 1 0 0 0
												0 0 1 0 1 B ₂ B ₁ B
												Sfr-offset
	CY,/sfr.bit	CY ← CY ∧ sfr.bit	7	4	3						X	0 0 0 0 1 0 0 0
												0 0 1 1 1 B ₂ B ₁ B
												Sfr-offset
	CY,A.bit	CY ← CY ∧ A.bit	6	6	2						Х	0 0 0 0 0 0 1 1
												0 0 1 0 1 B ₂ B ₁ B
	CY, / A.bit	CY ← CY ∧ A.bit	6	6	2						Х	0 0 0 0 0 0 1 1
	.,											0 0 1 1 1 B ₂ B ₁ B
	CY,X.bit	CY ← CY ∧ X.bit	6	6	2						Х	00000011
												0 0 1 0 0 B ₂ B ₁ B
	CY, /X.bit	CY ← CY ∧ X.bit	6	6	2						X	0 0 0 0 0 0 1 1
												0 0 1 1 0 B ₂ B ₁ B
	CY,PSWH.bit	CY ← CY ∧ PSWH.bit	6	6	2						Х	0 0 0 0 0 0 1 0
												0 0 1 0 1 B ₂ B ₁ B
	CY,/PSWH.bit	CY ← CY ∧ PSWH.bit	6	6	2						X	0 0 0 0 0 0 1 0
												0 0 1 1 1 B ₂ B ₁ B
	CY,PSWL.bit	CY ← CY ∧ PSWL.bit	6	6	2				·		X	0 0 0 0 0 0 1 0
											_	0 0 1 0 0 B ₂ B ₁ B
	CY,/PSWL.bit	CY ← CY ∧ PSWL.bit	6	6	2						Х	0 0 0 0 0 0 1 0
												0 0 1 1 0 B ₂ B ₁ B
OR1	CY,saddr.bit	CY ← CY V (saddr.bit)	6/7	4	3						Х	0 0 0 0 1 0 0
	-											0 1 0 0 0 B ₂ B ₁ B
												Saddr-offset
	CY,/saddr.bit	CY ← CY V (saddr.bit)	6/7	4	3						X	0 0 0 0 1 0 0
		, ,										0 1 0 1 0 B ₂ B ₁ B
												Saddr-offset



				ldle				ı	Flags			_ Operation Code (Bits 7-0)
Mnemonic	Operand	Operation	States	States	Bytes	8	Z	AC	P/V	SUB	CY	Bytes B1 thru B5
Bit Mani	ipulation (cont)										
OR1	CY,sfr.bit	CY ← CY V sfr.bit	7	4	3						Х	0 0 0 0 1 0 0 0
(cont)												0 1 0 0 1 B ₂ B ₁ B ₀
												Sfr-offset
	CY,/sfr.bit	CY ← CY V sfr.bit	7	4	3						X	0 0 0 0 1 0 0 0
												0 1 0 1 1 B ₂ B ₁ B ₀
												Sfr-offset
	CY,A.bit	CY ← CY V A.bit	6	6	2						X	0 0 0 0 0 0 1 1
												0 1 0 0 1 B ₂ B ₁ B ₀
	CY,/A.bit	CY ← CY V A.bit	6	6	2						X	0 0 0 0 0 0 1 1
												0 1 0 1 1 B ₂ B ₁ B ₀
	CY,X.bit	CY ← CY V X.bit	6	6	2						X	0 0 0 0 0 0 1 1
												0 1 0 0 0 B ₂ B ₁ B ₀
	CY, /X.bit	CY ← CY V X.bit	6	6	2						X	0 0 0 0 0 0 1 1
												0 1 0 1 0 B ₂ B ₁ B ₀
	CY,PSWH.bit	CY ← CY V PSWH.bit	6	6	2						Χ	0 0 0 0 0 0 1 0
												0 1 0 0 1 B ₂ B ₁ B ₀
	CY,/PSWH.bit	CY ← CY V PSWH.bit	6	6	2						Χ	0 0 0 0 0 0 1 0
												0 1 0 1 1 B ₂ B ₁ B ₀
	CY,PSWL.bit	CY ← CY V PSWL.bit	6	6	2						Х	0 0 0 0 0 0 1 0
												0 1 0 0 0 B ₂ B ₁ B ₀
	CY,/PSWL.bit	CY ← CY V PSWL.bit	6	6	2						Х	0 0 0 0 0 0 1 0
												0 1 0 1 0 B ₂ B ₁ B ₀
XOR1	CY,saddr.bit	CY ← CY ¥ (saddr.bit)	6/7	4	3						Х	0 0 0 0 1 0 0 0
												0 1 1 0 0 B ₂ B ₁ B ₀
												Saddr-offset
	CY,sfr.bit	CY ← CY ¥ sfr.bit	7	4	3						Х	0 0 0 0 1 0 0 0
												0 1 1 0 1 B ₂ B ₁ B ₀
												Sfr-offset
	CY,A.bit	CY ← CY ¥ A.bit	6	6	2				•		Х	0 0 0 0 0 0 1 1
												0 1 1 0 1 B ₂ B ₁ B ₀
	CY,X.bit	CY ← CY ¥ X.bit	6	6	2						Х	0 0 0 0 0 0 1 1
												0 1 1 0 0 B ₂ B ₁ B ₀
	CY,PSWH.bit	CY ← CY ¥ PSWH.bit	6	6	2						Х	0 0 0 0 0 0 1 0
												0 1 1 0 1 B ₂ B ₁ B ₀
	CY,PSWL.bit	CY ← CY ¥ PSWL.bit	6	6	2						X	0 0 0 0 0 0 1 0
												0 1 1 0 0 B ₂ B ₁ B ₀



				ldle				_ F	lags			Operation Code (Bits 7-0)
Mnemonic	Operand	Operation	States	States	Bytes	8	Z	AC	P/V	SUB	CY	Bytes 81 thru 85
Bit Mani	ipulation (cont)											
SET1	saddr.bit	(saddr.bit) ← 1	5/7	1	2							1 0 1 1 0 B ₂ B ₁ B ₀
												Saddr-offset
	sfr.bit	sfr₌bit ← 1	8	2	3							0 0 0 0 1 0 0 0
												1 0 0 0 1 B ₂ B ₁ B ₀
												Sfr-offset
	A.bit	A₌bit ← 1	7	7	2							0 0 0 0 0 0 1 1
												1 0 0 0 1 B ₂ B ₁ B ₀
	X.bit	X _* bit ← 1	7	7	2				_			0 0 0 0 0 0 1 1
	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,											1 0 0 0 0 B ₂ B ₁ B ₀
	PSWH.bit	PSWH.bit ← 1	8	8	2							0 0 0 0 0 0 1 0
	1 OTT II DIC	TOWNSON T	•	_	_							1 0 0 0 1 B ₂ B ₁ B ₀
	PSWL.bit	PSWL.bit ← 1	8	8	2	X	х	Х	Х	Х	х	0 0 0 0 0 0 1 0
	TOWERDIN	TOTALIBIT	ŭ	·	_							1 0 0 0 0 B ₂ B ₁ B ₀
CLR1	saddr.bit	(saddr.bit) ← 0	5/7	1	2	-						1 0 1 0 0 B ₂ B ₁ B ₀
GLNI	Saudiibit	(Saudiabit) · · ·	0,,	·	-							Saddr-offset
	sfr.bit	sfr.bit ← 0	8	2	3							0 0 0 0 1 0 0 0
	SII.DIL	Silabit 4— 0	·	-	Ū							1 0 0 1 1 B ₂ B ₁ B ₀
												Sfr-offset
	A.bit	A,bit ← 0	7	7			_					0 0 0 0 0 0 1 1
	Asbit	Madit 4— 0	,	•	-							1 0 0 1 1 B ₂ B ₁ B ₀
	X.bit	X _* bit ← 0	7	7	2							0 0 0 0 0 0 1 1
	X-DII	V*Dir ← 0	•	•	_							1 0 0 1 0 B ₂ B ₁ B ₀
	PSWH.bit	PSWH _a bit ← 0	8	8	2							0 0 0 0 0 0 1 0
	rown.uit	rawn.uit - u	Ü	Ū	_							1 0 0 1 1 B ₂ B ₁ B ₀
	=		8	8	2		Х	X	X		X	0 0 0 0 0 0 1 0
	PSWL.bit	PSWL.bit ← 0	8	0	2	^	^	^	^	^	^	1 0 0 1 0 B ₂ B ₁ B ₀
			0.10	2	3	_		_				0 0 0 0 1 0 0 0
NOT1	saddr.bit	(saddr.bit) ← (saddr.bit)	6/8	2	3							0 1 1 1 0 B ₂ B ₁ B ₀
												Saddr-offset
				2	3							0 0 0 0 1 0 0 0
	sfr.bit	sfr.bit ← sfr.bit	8	2	3							0 1 1 1 1 B ₂ B ₁ B ₀
												Sfr-offset
												0 0 0 0 0 0 1 1
	A.bit	A.bit ← Ā.bit	7	7	2							0 1 1 1 1 B ₂ B ₁ B ₀
				7	2							0 0 0 0 0 0 1 1
	X.bit	X.bit ← X.bit	7	′	2							
												0 1 1 1 0 B ₂ B ₁ B ₀
	PSWH.bit	PSWH.bit ← PSWH.bit	8	8	2							<u> </u>
												0 1 1 1 1 B ₂ B ₁ B ₀
	PSWL.bit	PSWL.bit ← PSWL.bit	8	8	2	Х	X	X	X	Х	X	0 0 0 0 0 0 1 0
												0 1 1 1 0 B ₂ B ₁ B ₁



				ldle			_	F	lags			(Dpar	ratio	n C	ode	(Bit	: 7	-O1
Mnemonic	Operand	Operation	States	States	Bytes	8	Z	AC	P/V	SUB	CY	_		Byte					
Bit Man	ipulation (cont)																		
SET1	CY	CY ← 1	3	3	1						1	0	1	0	0	0	0	0	1
CLR1	CY	CY ← 0	3	3	1						0	0	1	0	0	0	0	0	0
NOT1	CY	$CY \leftarrow \overline{CY}$	3	3	1						Х	0	1	0	0	0	0	1	0
Call/Ret	urn				•														
CALL	!addr16	$(SP - 1) \leftarrow (PC + 3)_{H}$	8	0	3							0	0	1	0	1	0	0	0
		$(SP - 2) \leftarrow (PC + 3)_L$, PC \leftarrow addr16,												L	.ow	ad	dr		
		SP ← SP – 2										_		Н	igh	ad	dr		
CALLF	!addr11	$(SP - 1) \leftarrow (PC + 2)_H$	8	0	2							1	0	0	1	0	110) fg	fg
		$(SP - 2) \leftarrow (PC + 2)_L$, PC \leftarrow addr11,										f ₇							f ₀
		SP ← SP – 2																	
CALLT	[addr5]	$(SP - 1) \leftarrow (PC + 1)_H$	13	0	1							1	1	1	t ₄	t ₃	t ₂	t ₁	t ₀
		$(SP - 2) \leftarrow (PC + 1)_L$, $PC_H \leftarrow (TPF \times 8000H$																	
		+ addr5 $+$ 1),																	
		PC _L ← (TPF x 8000H + addr5),																	
		SP ← SP – 2																	
CALL	rp1	$(SP-1) \leftarrow (PC+2)_{H}$	9	0	2							0	0	0	0	0	1	0	1
		$(SP - 2) \leftarrow (PC + 2)_L$, $PC_H \leftarrow rp1_H$, $PC_L \leftarrow rp1_L$,										0	1	0	1	1	Q ₂	Q ₁	\mathbf{Q}_{0}
		$SP \leftarrow SP - 2$																	
	[rp1]	(SP - 1) ← (PC + 2) _H ,	11	0	2							0	0	0	0	0	1	0	1
		$(SP - 2) \leftarrow (PC + 2)_{L},$ $PC_{H} \leftarrow (rp1)_{H}, PC_{L} \leftarrow (rp1)_{L},$										0	1	1	1	1	Q ₂	Q ₁	00
		SP ← SP – 2																	
BRK		(SP - 1) ← PSW _H ,	20	0	1							0	1	0	1	1	1	1	0
		$(SP - 2) \leftarrow PSW_L,$ $(SP - 3) \leftarrow (PC + 1)_H,$																	
		$(SP - 4) \leftarrow (PC + 1)_L$																	
		PC _L ← (003EH), PC _H ← (003EH)																	
		$PC_{H} \leftarrow (003FH),$ $SP \leftarrow SP - 4$																	
RET		IE ← 0	8													_		_	_
REI		$PC_{L} \leftarrow (SP),$ $PC_{H} \leftarrow (SP + 1),$	8	0	1							U	7	U	1	U	1	1	0
		$PC_{H} \leftarrow (SP + 1),$ $SP \leftarrow SP + 2$																	
RETI		PC _L ← (SP),	14	0	1	R	R	R	R	R	R	0	1	0	1	0	1	1	1
		$PC_{H} \leftarrow (SP + 1),$ $PSW_{L} \leftarrow (SP + 2),$																	
		$PSW_{H} \leftarrow (SP + 3),$																	
		$SP \leftarrow SP + 4$, $EOS \leftarrow 0$																	
Stack M	anipulation											-							_
PUSH	post	((SP − 1) ← rpp _H ,*	41+4n	41	2							0	0	1	1	0	1	0	1
		(SP — 2) ← rpp _L ,										_		F	ost	by	te		
		SP ← SP – 2) x n																	
	PSW	$(SP - 1) \leftarrow PSW_H,$ $(SP - 2) \leftarrow PSW_L,$	5	1	1							0	1	0	0	1	0	0	1
		$SP \leftarrow SP - 2$																	

^{*}rpp refers to register pairs specified in post byte. n is the number of register pairs specified in post byte.



Instructions (cont)

				ldle				F	lags			. ()per	atio	n Co	de (B	lits	7-0)
Mnemonic	Operand	Operation	States	States	Bytes	8	Z	AC	P/V	SUB	CY					thru		
Stack Ma	anipulation (co	ont)																
PUSHU	post	((UP — 1) ← rpp _H ,*	42+4n	42	2							0	0	1	1	0	1	1
		(UP — 2) ← rppL, UP ← UP — 2) x n												Р	ost	byte	;	
POP	post	(rpp _L ← (SP),*	41+5n	41+n	2							0	0	1	1	0	1	0 1
		$rpp_{H} \leftarrow (SP + 1),$ $SP \leftarrow SP + 2) \times n$														byte		
	PSW	$\begin{array}{l} PSW_L \longleftarrow (SP), \\ PSW_H \longleftarrow (SP+1), \\ SP \longleftarrow SP+2 \end{array}$	6	2	1	R	R	R	R	R 	R					1		_
POPU	post	$(\text{rpp}_{L} \leftarrow (\text{UP}),^*$ $\text{rpp}_{H} \leftarrow (\text{UP} + 1),$ $\text{UP} \leftarrow \text{UP} + 2) \times n$	42+5n	42+n	2							0	0			0 byte		1
MOVW	SP,#word	SP ← word	4		4			_		_		0	0	0	0	1	0	1
	01,111010	G										1	1	1	1	1	1	0 (
												_		L	.0W	byte	;	
												Ξ		Н	ligh	byte		
	SP,AX	SP ← AX	4	0	2							0	0	0	1_	0	0	1
												1	1	1	1		_	0
	AX,SP	AX ← SP	4	1	2							0			1		_	0
												1		1	_	1		0
INCW	SP	$SP \leftarrow SP + 1$	5	5	2							$\frac{0}{1}$			0			0
					2					_		- 0			0			0
DECW	SP	SP ← SP – 1	5	5	2							_			_	1		
Uncond	itional Branch																	
BR	!addr16	PC ← addr16	4	0	3							0	0	1	0	1	1	0
												_				add	_	
															<u> </u>	add	_	
	rp1	PC _H ← rp1 _H , PC _L ← rp1 _L	5	0	2							_				0		
												_0				1	_	
	[rp1]	$PC_{H} \leftarrow (rp1)_{H}, PC_{L} \leftarrow (rp1)_{L}$	8	0	2							0		0				0
												0					_=	0
	\$addr16	PC ← addr16	7	0	2							_		- 0		isp	-	-
Conditi	onal Branch											_						
BC or BL**	\$addr16	PC ← addr16 if CY = 1	7(3)	0(3)	2							1	0	0		0 lisp	0	1
BNC	\$addr16	PC ← addr16 if CY = 0	7(3)	0(3)	2	_		_			_	_	0	0	<u>-</u>	0	0	1
or BNL**	•											_			je	lisp		
BZ	\$addr16	PC ← addr16 if Z = 1	7(3)	0(3)	2							_	_ C	0	0	0	0	0
or BE**												_			jo	disp		

^{*}rpp refers to register pairs specified in post byte. n is the number of register pairs specified in post byte.

^{**}Either of the two mnemonics may be used.



				ldle				Flags			-	Doei	ratio	n Co	ode (Bits	7-1	— 01
Mnemonic	Operand	Operation	States	States	Bytes	S	Z	AC P/	V SUB	CY					thr			-,
Conditio	onal Branch (co															-		
BNZ or BNE**	\$addr16	PC ← addr16 if Z = 0	7(3)	0(3)	2						1	0	0	0 jdi	0 sp	0	0	0
BV or BPE**	\$addr16	PC ← addr16 if P/V = 1	7(3)	0(3)	2	-					1	0	0	0 jdi	0	1	0	1
BNV or BPO**	\$addr16	PC ← addr16 if P/V = 0	7(3)	0(3)	2						1	0	0		0	1	0	0
BN	\$addr16	PC ← addr16 if S = 1	7(3)	0(3)	2				_		1	0	0		0	1	1	1
ВР	\$addr16	$PC \leftarrow addr16 \text{ if } S = 0$	7(3)	0(3)	2						1	0	0		0	1	1	0
BGT	\$addr16	PC \leftarrow addr16 if (P/V \forall S) V Z = 0	9(5)	0(5)	3		-				0	_	1	0	0		1	1
BGE	\$addr16	PC \leftarrow addr16 if P/V \forall S = 0	9(5)	0(5)	3				_		0	0		0	0		1	1
BLT	\$addr16	$PC \leftarrow addr16 \text{ if } P/V + S = 1$	9(5)	0(5)	3			_						0	0		0	0
BLE	\$addr16	PC \leftarrow addr16 if (P/V \forall S) V Z = 1	9(5)	0(5)	3	_					1			0	0	_		1
ВН	\$addr16	$PC \leftarrow addr16 \text{ if } Z \text{ V } CY = 0$	9(5)	0(5)	3	_								0	0			1
BNH	\$addr16	PC ← addr16 if Z V CY = 1	9(5)	0(5)	3				-		0	0	0	0	0		1	1
ВТ	saddr.bit,\$addr16	PC ← addr16 if (saddr.bit) = 1	9(6)/ 10(7)	0(4)	3						0	_		1	0 E	<u>-</u>	B ₁	В ₀
	sfr.bit,\$addr16	PC ← addr16 if sfr.bit = 1	11(8)	0(5)	4						0		1	0	1 1 E	32		
	A.bit,\$addr16	PC ← addr16 if A.bit = 1	10(7)	0(7)	3						0	0	0	_	0 1 E	0 B ₂ 1		1 B ₀

^{**}Either of the two mnemonics may be used.



				ldle		Flags						Operation C	ode (Bits	7-01
Mnemonic	Operand	Operation	States	States	Bytes	8	Z	A	C P/	/ SU	B CY		1 thru B5	
Conditio	nal Branch (con	rt)												
BT (cont)	X.bit,\$addr16	PC ← addr16 if X.bit = 1	10(7)	0(7)	3							0 0 0 0	0 0	1 1
												1 0 1 1	0 B ₂ F	B ₁ B ₀
												jo	disp	
	PSWH.bit,\$addr16	PC ← addr16 if	10(7)	0(7)	3							0 0 0 0	0 0	1 0
		PSWH _a bit = 1										1 0 1 1	1 B ₂ I	B ₁ B ₀
												je	disp	
	PSWL.bit,\$addr16	PC ← addr16 if	10(7)	0(7)	3							0 0 0 0	0 0	1 0
		PSWL _{bit} = 1										1 0 1 1	0 B ₂	B ₁ B ₀
												jı	disp	
BF	saddr.bit,\$addr16	PC ← addr16 if	10(7)/	0(5)	4							0 0 0 0	1 0	0 0
		(saddr.bit) = 0	11(8)									1 0 1 0	0 B ₂	B ₁ B ₀
												Sado	lr-offset	
												j	disp	
	sfr.bit,\$addr16	PC ← addr16 if sfr.bit = 0	11(8)	0(5)	4							0 0 0 0	1 0	0 0
												1 0 1 0	1 B ₂	B ₁ B ₀
												Sfr	-offset	
												j	disp	
	A.bit,\$addr16	PC ← addr16 if A.bit = 0	10(7)	0(7)	3							0 0 0 0	0 0	1 1
	,											1 0 1 0	1 B ₂	B ₁ B ₀
												j	disp	
	X.bit,\$addr16	PC ← addr16 if X.bit = 0	10(7)	0(7)	3	_						0 0 0	0 0	1 1
	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,											1 0 1	0 B ₂	B ₁ B ₀
												j	disp	
	PSWH.bit,\$addr16	PC ← addr16 if	10(7)	0(7)	3							0 0 0	0 0	1 0
	•	PSWH.bit = 0										1 0 1) 1 B ₂	B ₁ B ₀
													disp	
	PSWL.bit.\$addr16	PC ← addr16 if	10(7)	0(7)	3							0 0 0	0 0 0	1 0
		$PSWL_bit = 0$										1 0 1	0 0 B ₂	B ₁ B ₀
													jdisp	
BTCLR	saddr.bit,\$addr16	PC ← addr16 if	12(7)/	0(5)	4							0 0 0	0 1 0	0 0
5.02.1	5445.1211,745.11	(saddr.bit) = 1;	14(8)									1 1 0	1 0 B ₂	B ₁ B ₁
		then reset (saddr.bit)										Sad	dr-offset	
													jdisp	
	sfr.bit,\$addr16	PC ← addr16 if	14(8)	0(5)	4							0 0 0	0 1 0	0 0
	Sillabit, quadrio	sfr.bit = 1;	(-/	- (- /								1 1 0	1 1 B ₂	B ₁ B
		then reset sfr.bit										Sf	r-affset	
													jdisp	
	A.bit,\$addr16	PC ← addr16 if A.bit = 1;	11(7)	0(7)	3			_					0 0 0	1 1
	A•Dit,φασσί iσ	then reset A.bit	/	-(.)	,							1 1 0		
													jdisp	



		Operation nt)	States	ldle	Bytes				Flags			Operation Code (Bits 7-0)
Mnemonic	Operand			States		8	Z	AC	P/V	SUB	CY	Bytes B1 thru B5
Condition	onal Branch (co			-								
BTCLR	X.bit,\$addr16	PC ← addr16 if X.bit = 1;	11(7)	0(7)	3							0 0 0 0 0 0 1 1
(cont)		then reset X.bit										1 1 0 1 0 B ₂ B ₁ B ₀
												jdisp
	PSWH.bit,\$addr16	PC ← addr16 if	12(7)	0(7)	3		_					0 0 0 0 0 0 1 0
		PSWH_bit = 1; then reset PSWH_bit										1 1 0 1 1 B ₂ B ₁ B ₀
		then reset rown.ult		_	_							jdisp
	PSWL.bit,\$addr16	PC - addr16 if	12(7)	0(7)	3	χ	Х	Х	X	Х	X	0 0 0 0 0 0 1 0
		PSWL.bit = 1; then reset PSWL.bit										1 1 0 1 0 B ₂ B ₁ B ₀
		then reserve out to the total						_				jdisp
BFSET	saddr.bit,\$addr16	PC ← addr16 if	12(7)/	0(5)	4							0 0 0 0 1 0 0 0
		(saddr.bit) = 0; then set (saddr.bit)	14(8)									1 1 0 0 0 B ₂ B ₁ B ₀
		then set (saddrebit)										Saddr-offset
											_	jdisp
	sfr.bit,\$addr16	PC ← addr16 if sfr.bit = 0; then set sfr.bit	14(8)	0(5)	4							0 0 0 0 1 0 0 0
		men ser surbit										1 1 0 0 1 B ₂ B ₁ B ₀
												Sfr-offset
		<u>.</u>			_							jdisp
	A.bit,\$addr16	PC ← addr16 if A.bit = 0; then set A.bit	11(7)	0(7)	3							0 0 0 0 0 0 1 1
		HIOH SEL MADIL										1 1 0 0 1 B ₂ B ₁ B ₀
	V 51.0-11.40											jdisp
	X.bit,\$addr16	PC ← addr16 if X _* bit = 0; then set X _* bit	11(7)	0(7)	3							0 0 0 0 0 0 1 1
		mon occyalor										1 1 0 0 0 B ₂ B ₁ B ₀
	DCMMI his conducto	PO - +14 40 '/										jdisp
	PSWH_bit,\$addr16	PC ← addr16 if PSWH _* bit = 0;	12(7)	0(7)	3							0 0 0 0 0 0 1 0
		then set PSWH.bit										1 1 0 0 1 B ₂ B ₁ B ₀
	PSWL.bit.\$addr16	PC ← addr16 if	40/7)									jdisp
	FOWE BUIL PAULI ID	PSWL.bit = 0;	12(7)	0(7)	3	Х	Х	X	X	Х	Х	0 0 0 0 0 1 0
		then set PSWL.bit										1 1 0 0 0 B ₂ B ₁ B ₀
DBNZ	r2,\$addr16	r2 ← r2 – 1;	0(5)	0(5)								jdisp
, <u>.</u>	12,4400110	then PC \leftarrow addr16 if r2 \neq 0	8(5)	0(5)	2							0 0 1 1 0 0 1 C ₀
	saddr,\$addr16	(saddr) ← (saddr) – 1;	0/6) /	0(0)								jdisp
		then PC addr16 if	9(6)/ 11(8)	0(2)	3							0 0 1 1 1 0 1 1
		saddr ≠ 0	` ,									Saddr-offset
												jdisp



Instructions (cont	Ì
----------------	------	---

				idle		_		F	ags			. ()per	atio	n Co	ode	(Bit	s 7-	0)
Mnemonic	Operand	Operation	States	States	Bytes	8	Z	AC	P/V	SUB	CY				s B1				
Context	Switch																		
BRKCS	RBn	$PC_H \longleftrightarrow R5, PC_L \longleftrightarrow R4,$ $R7 \longleftarrow PSW_H, R6 \longleftarrow PSW_L,$ $RBS2-RBS0 \longleftarrow n,$ $RSS \longleftarrow 0, 1E \longleftarrow 0$	12	0	2							_							1 N ₀
RETCS	!addr16	$PC_H \leftarrow R5$, $PC_L \leftarrow R4$, $R5$, $R4 \leftarrow !addr16$, $PSW_H \leftarrow R7$, $PSW_L \leftarrow R6$, $EOS \leftarrow 0$	6	0	3	R	R	R	R	R	R	0	0	L	0 .ow ligh	ad	dr	0	<u>1</u>
String																			
MOVM	[DE+],A	$(DE+) \leftarrow A, C \leftarrow C - 1$ End if $C = 0$	2+7n (4+7n)	2+5n (3+5n)	2							0	0	0	0	0			0
	[DE-],A	$(DE-) \leftarrow A, C \leftarrow C - 1$ End if $C = 0$	2+7n (4+7n)	2+5n (3+5n)	2	_						0	0	0	1			0	0
MOVBK	[DE+],[HL+]	$(DE+) \leftarrow (HL+), C \leftarrow C-1$ End if $C=0$	2+10n (4+10n)	2+6n (3+6n)	2							0	0	1			0	0	0
	[DE],[HL]	$(DE-) \leftarrow (HL-), C \leftarrow C - 1$ End if $C = 0$	2+10n (4+10n)	2+6n (3+6n)	2		_					0	0		1	0	0	0	0
XCHM	[DE+],A	$(DE+) \longleftrightarrow A, C \longleftarrow C - 1$ End if $C = 0$	2+12n (4+12n)	2+6n (3+6n)	2							0	0	0	0	0	0	0	1 1
	[DE—],A	$(DE-) \longleftrightarrow A, C \longleftarrow C - 1$ End if $C = 0$	2+12n (4+12n)	2+6n (3+6n) —	2							0	0	0	1	0	0	0	
хснвк	[DE+],[HL+]	$(DE+) \longleftrightarrow (HL+), C \longleftrightarrow C-1$ End if $C=0$	2+15n (4+15n)	2+7n (3+7n)	2							0	0	1	0	0	0	0	
	[DE-],[HL-]	$(DE-) \longleftrightarrow (HL-), C \hookleftarrow C -$ End if $C = 0$	1 2+15n (4+15n)	2+7n (3+7n)	2							0	0	1	1	0	0	C) 1
СМРМЕ	[DE+],A	$(DE+) - A, C \leftarrow C - 1$ End if $C = 0$ or $Z = 0$	2+7n (4+7n)	2+5n (3+5n)	2	X	Х		V	1		0	0	0	0	C) 1	C	0
	[DE-],A	$(DE-) - A, C \leftarrow C - 1$ End if $C = 0$ or $Z = 0$	2+7n (4+7n)	2+5n (3+5n)	2	X		Х	V	1	Х	0	0	0	1	0) 1	(0 0
СМРВКЕ	[DE+],[HL+]	$(DE+) - (HL+), C \leftarrow C - 1$ End if $C = 0$ or $Z = 0$	2+10n (4+10n)	2+6n (3+6n)	2	Х			٧	1	X	0	0	1	0	() 1	(0
	[DE-],[HL-]	$(DE-) - (HL-), C \leftarrow C - 1$ End if $C = 0$ or $Z = 0$	2+10n (4+10n)	2+6n (3+6n)	2	Х		X		1	X	0	0	1	1	() 1	(0 0
CMPMNE	[DE+],A	$(DE+) - A, C \leftarrow C - 1$ End if $C = 0$ or $Z = 1$	2+7n (4+7n)	2+5n (3+5n)	2	Х		Х	V 	1	X	0	0) (0) (_	1 (D 1
	[DE],A	$(DE-) - A, C \leftarrow C - 1$ End if $C = 0$ or $Z = 1$	2+7n (4+7n)	2+5n (3+5n) -	2	X		_	٧	1	Х	0) () () 1	(0 1	1 (D 1
CMPBKNE	(DE+],[HL+]	$(DE+) - (HL+), C \leftarrow C - 1$ End if $C = 0$ or $Z = 1$	2+10n (4+10n)	2+6n (3+6n)	2	х			V	1	X	0) (, -	0) (D 1	1 1	0 1
	[DE-],[HL-]	$(DE-) - (HL-), C \leftarrow C - 1$ End if $C = 0$ or $Z = 1$	2+10n (4+10n)	2+6n (3+6n)	2	Х	X	X	. V	1	Х						D 1	_	0 1



inst	ruci	ions
------	------	------

	-			idie					Flags			Ωn	erati	inn í	nde:	(Ri		
Mnemonic	Operand	Operation	States	States	Bytes	S	Z	AC	P/V	SUB	CY	_ 0			31 th			-VJ
String (cont)													_		_		
СМРМС	[DE+],A	(DE+) — A, C ← C — 1	2+7n	2+5n	2	Х	Х	Х		1	X	0	0 0	1	0	1	0	1
		End if $C = 0$ or $CY = 0$	(4+7n)	(3+5n)									0 0					
	[DE-],A	(DE-) - A, C ← C - 1	2+7n	2+5n	2	Х	Х	Х		1	Х		0 0					
		End if $C = 0$ or $CY = 0$	(4+7n)	(3+5n)					•				0 0	_				
СМРВКС	[DE+],[HL+]	(DE+) - (HL+), C ← C - 1	2+10n	2+6n	2		X	X	٧	1	X		0			1		
		End if $C = 0$ or $CY = 0$	(4+10n)	(3+6n)					•	·) 1					
	[DE-],[HL-]	$(DE-) - (HL-), C \leftarrow C - 1$	2+10n	2+6n	2	X	X	X	٧	1	Х		0					
		End if $C = 0$ or $CY = 0$	(4+10n)	(3+6n)	-	,	,	•	•	•	^) 1		_			
CMPMNC	[DE+],A	(DE+) — A, C ← C — 1	2+7n	2+5n	2	X	Х	X	٧	1	х		0 (_
		End if $C = 0$ or $CY = 1$	(4+7n)	(3+5n)	•	^	^	^	•	•	^		0		0			
	[DE-],A	(DE-) - A, C ← C - 1	2+7n	2+5n	2	X	Х	X	V	1	X		0			1	_	
	L J	End if $C = 0$ or $CY = 1$	(4+7n)	(3+5n)	_	^	^	^	•	'	^		0			1	_	- '
CMPBKNC	[DE+],[HL+]	(DE+) - (HL+), C ← C - 1	2+10n	2+6n	2	Х	X	X	v	1	Х	0 (_			<u>'</u>		
	[52.1],[1.2.1]	End if $C = 0$ or $CY = 1$	(4+10n)	(3+6n)	2	^	^	^	٠	,	^) 1			_		
	[DE-],[HL-]	(DE-) - (HL-), C ← C - 1	2+10n	2+6n	2	~		X	v								1	
	for lifte l	End if $C = 0$ or $CY = 1$	(4+10n)	(3+6n)	2	^	^	^	٧	1	X		0			1		1
CPU Co.	ntrol											0 (
MOV	STBC,#byte	STBC ← byte	6	1	4							0 (0	_	1	<u> </u>		_
	- · , . , · ·	5,50 5,0	v	•	7							0 1		_	<u></u>			
															ata			
																_	_	
	WDM,#byte	WDM ← byte	6	1	4									_	ata	_		_
	11 5 111, 11 5 y to	William byte	U	į.	4							0 0			_1			
												0 1						
															ata	_		
SWRS		RSS ← RSS													ata	_		
SEL	00-		3	3	1							0 1			0			
SEL	RBn	RSS ← 0, RBS2-RBS0 ← n	4	4	2							0 0			0			
	DD 1/T											1 0			1			
	RBn,ALT	RSS ← 1, RBS2-RBS0 ← n	4	4	2							0 0						
									_			1 0			1		_	_
NOP		No operation	3	3	1							0 0	0	0	0	0	0	0
EI		IE ← 1 (Enable interrupt)	3	3	1							0 1		0	1	0	1	1
DI		IE ← 0 (Disable interrupt)	3	3	1							0 1	0	0	1	0	1	0