Port A Wait Support for the DP8420A/21A/22A, DP8420V/21V/22V, DP84T22V, DP8430V/ 31V/32V, DP8520A/21A/ 22A and NS32CG821A DRAM Controllers

National Semiconductor Application Note 773 April 1991



INTRODUCTION

This application brief looks into the wait support offered by the above DRAM controllers. All of these controllers behave in the same way with respect to the insertion of wait states; therefore, this application brief is valid to any and all of them.

Wait states are necessary for interfacing fast microprocessors with slower memory or I/O devices. CPU manufacturers name differently their Wait or Ready input line, however, any CPU's Wait or Ready input is compatible to either the WAIT or DTACK output from these DRAM controllers. These outputs basically extend the normal CPU cycle to ensure: 1) that valid data is on the data bus before the CPU latches this information into its registers, (in the read cycle) and 2) that data is long enough on the data bus for the data to be copied into memory before the CPU take this data of the bus, (in the write cycle).

Both $\overline{\text{WAIT}}$ and $\overline{\text{DTACK}}$ signals are active low but with different meaning. $\overline{\text{WAIT}}$ asserted means that while this output is low wait states will be inserted in the memory cycle. $\overline{\text{DTACK}}$ asserted means that when this output is low the transfer has taken place and the memory cycle may be finished by the CPU.

The user must first decide which kind of output is required by the CPU in his or her application, and program the DRAM controller accordingly (programming bit R7).

For example, the <u>68000/08/10/20/30/40</u> and i286/i386/i486 uses a $\overline{\text{READY}}$ input active low, (named differently by each CPU). This input asserted indicates to the microprocessor that data has been written into memory or that valid data is on the bus for the CPU to latch into its registers. In the case of a memory cycle, the DRAM controller must keep this signal high and assert it low when it is ready to indicate that the access may finish. As long as the CPU samples this signal high, wait states will be inserted into the access cycle. These microprocessors can use the DTACK type output from the DRC.

On the other hand, Intel's 8086/8088/186 and NSC's NS32008/016/132, to name a few, use the READY input active high. When this signal is sampled high by the micro-processor, it indicates that the transfer can be finished. In the case of a memory cycle, the DRAM controller must keep

the signal low and assert it high when it is ready to indicate that the access may finish. While this signal is sampled low by the CPU, wait states will be inserted in the access cycle. These microprocessors can use the WAIT type output from these DRAM controllers.

A microprocessor may request a memory access while the DRAM controller is in the middle of a refresh cycle, in the middle of precharge for the previous access, while a Port B access is in progress, or when the DRAM controller is idle or free. In any case, the DRAM controller arbitrates between accesses, refreshes and precharge, and two situations may arise: 1) A Delayed Access meaning that a refresh cycle, precharge time or other access was in progress when the access was requested. And 2) A Non-Delayed Access which means that no refresh cycle, precharge time or other access was requested.

NON-DELAYED ACCESS

If WAIT is selected, the DRAM controller will assert this output, normally high, if and only if wait states are programmed. The CPU will prolong the access cycle for as long as WAIT is asserted low. The DRAM controller will bring WAIT high after the programmed wait states allowing the CPU to finish the memory access. If no wait states were programmed, the DRAM controller will keep WAIT high and the CPU will read or write data at the usual CPU cycle.

If $\overline{\text{DTACK}}$ is selected and because this output is normally high, the DRAM controller will always assert this output to indicate the end of the access. If wait states are programmed, the DRAM controller will assert $\overline{\text{DTACK}}$ after the programmed wait states. If no wait states are programmed the DRAM controller will assert $\overline{\text{DTACK}}$ at the beginning of the access from $\overline{\text{CS}}$ and $\overline{\text{ADS}}$ (ALE) asserted.

DELAYED ACCESS

If $\overline{\text{WAIT}}$ is selected, the DRAM controller will assert this output immediately from the access request by $\overline{\text{CS}}$ and $\overline{\text{ADS}}$ (ALE). This will insert wait states allowing precharge or the refresh cycle to finish. After precharge or the refresh cycle is over, the previously requested access will start by asserting $\overline{\text{RAS}}$, at that time the $\overline{\text{WAIT}}$ output will follow the programming selection on bits R2, R3.

Port A Wait Support for the DP8420A/21A/22A, DP8420V/21V/22V, DP84T2. DP8430V/31V/32V, DP8520A/21A/22A and NS32CG821A DRAM Controllers DP8420V/21V/22V, DP84T22V

AN-773

© 1995 National Semiconductor Corporation TL/F/11209

If $\overline{\text{DTACK}}$ is selected, the DRAM controller will keep this output negated high allowing precharge or the refresh cycle to finish. After precharge or the refresh cycle is over, the previously requested access will start by asserting RAS, at that time the $\overline{\text{DTACK}}$ output will follow the programming selection on bits R2, R3.

The user may choose to read only the section regarding his particular design, WAIT Type Output or DTACK Type Output. In each section 4 possible programming selections are shown. Every programming selection explains the behavior of Mode 0 and Mode 1. In each mode the access can be Non Delayed or Delayed. See table below.

			WAIT Outp	ut Selected		DTACK Output Selected			
R3	R2	Mode 0		Mode1		Mode 0		Mode 1	
		Non- Delayed	Delayed	Non- Delayed	Delayed	Non- Delayed	Delayed	Non- Delayed	Delayed
0	0	ОT	ОТ	ОT	0Т	ОТ	0T	ОТ	ОT
0	1	ОТ	1∕₂T	ОТ	1∕₂T	¹⁄₂T	1∕₂T	1∕₂T	1∕₂T
1	0	¹⁄₂T	1∕₂T	1∕₂T	¹⁄₂T	1T	1T	1T	1T
1	1	1T	1T	1T	1T	11/2T	11⁄₂T	11⁄2T	11⁄2T

WAIT AND DTACK SUPPORT

Wait During Single Accesses

 $\overline{\text{WAIT}}$ can be programmed to delay a number of positive edges and/or negative levels of CLK. These options are

R3	R2	Mode	0	Mode 1		
		Non-Delayed	Delayed	Non-Delayed	Delayed	
0	0	ОТ	ОТ	ОТ	ОТ	

programmed through address bits R2 and R3 at programming time. The user is given four options described below: OT during non-delayed and delayed acceses. During a nondelayed access, \overrightarrow{WAIT} will stay negated as shown in *Figures 1a* and *1b*.























When ending \overline{WAIT} from a negative level of CLK: If the \overline{ECAS} are asserted while CLK is high, then \overline{WAIT} will negate from the negative edge of CLK. If the \overline{ECAS} are asserted while CLK is low, then \overline{WAIT} will negate from the \overline{ECAS} asserting.

When ending \overline{WAIT} from a positive edge of CLK, the positive edge of CLK that \overline{ECAS} is set up to, can be thought of as 1T.

DTACK During Single Accesses

Mode 0

R3 R2

 $\rm \overline{DTACK}$ can be programmed to delay a number of positive edges and/or negative levels of CLK. These options are

Mode 1

programmed through address bits R2 and R3 at programming time. The user is given four options described by the following.

0T During Non-Delayed and Delayed Accesses. In Mode 0, DTACK will assert from the positive edge of CLK that starts RAS as shown in *Figure 9a*.





















LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

 Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.