Eight-Bit Bus Interface for the NS32CG16; NS32CG16 Applications Note 6

1.0 INTRODUCTION

The NS32CG16 is a 32-bit CMOS, graphics oriented processor. It has a 16-bit external data bus and a 16 Mbyte linear address space. It is software compatible with other Series 32000® CPUs, with new instructions for high speed graphics. The NS32CG16 is designed specifically for page oriented printing technologies such as laser, LCS, LED, and Ink Jet.

This applications note discusses an 8-bit bus interface for the NS32CG16. The NS32CG16 bus interface is normally 16 bits wide, yet when compressed into 8 bits provides a small, low cost system with 32-bit CPU performance. The low cost is attributed to the size and organization of memory. 16-bit wide memory chips are becoming available, but the cost is prohibitively high. Hence, this application discusses a low cost design with one 8-bit wide SRAM and one 8-bit wide EPROM. The relatively simple logic required for a 16- to 8-bit interface will fit in a small, 600 gate array with room for additional functions.

2.0 DESCRIPTION

This note contains the features and specifications for designing an 8-bit bus interface for the NS32CG16 high performance printer processor. A complete 8-bit system is described, however, specific details are given regarding the bus interface.

The user can download and execute programs on the board (with a system clock of 15 MHz) using the dbg32 debug utility for testing and demonstrating the instructions in the NS32CG16 CPU.

The interface does not restrict the NS32CG16 on the size or type of data transfer. This means that operands, program code, and interrupts are treated the same as if a 16-bit data bus were used. In other words, the bus interface operation is transparent to the CPU, and thus transparent to user programs.

3.0 BUS INTERFACE OPERATION

Data transfers in Series 32000 software consist of byte, word, and doubleword sizes (with even or odd alignment depending on the address). However, every NS32CG16 bus cycle consists of one of the three following formats: even byte, odd byte, or even word. In general terms, the bus interface accomplishes a data transfer as a byte wide data multiplexer/demultiplexer (see *Figure 1*). The interface is a simple fall through buffer for byte transfers. The byte read case is handled as a 1:2 byte demultiplexer where the data path (AD0–AD7, or AD8–AD15) is determined by the alignment of the addressed data (even or odd). For byte write operations, the bus interface is a 2:1 byte multiplexer where the source data path (AD0–AD7, or AD8–AD15) is again determined by the alignment.

Series 32000® is a registered trademark of National Semiconductor Corporation. PAL® is a registered trademark of and used under license from Monolithic Memories, Inc.

© 1995 National Semiconductor Corporation TL/EE10494

National Semiconductor Application Note 635 Tom Norton April 1991



Even word transfers occur in 2 8-bit cycles. During even word read cycles, the least significant byte is read during the first cycle and temporarily stored in a buffer/register. During the second cycle the most significant byte is read and made available, through a buffer, to the upper half of the NS32CG16 data bus (AD8-AD15).

For even word write cycles, the least significant byte is passed through a buffer/register during the first cycle, and the most significant byte is passed through a buffer during the second cycle.

Separate wait logic is included to accommodate slower memory and peripheral devices in the 8-bit system. Wait requests are supplied to the CPU via the CWAIT/ pin (see *Figure 2*).

Wait logic is recreated on the bus interface side to provide two binary weighted (B8WAIT1/ and B8WAIT2/) and a continuous wait signal B8CWAIT/ for 8-bit system wait requests. The bus interface tests these signals at the beginning of an 8-bit system bus cycle (see *Figure 3*) and extends CPU bus cycles with the CPU CWAIT/ signal. The CPU signals WAIT1/ and /WAIT2/ are left to the system designer for 16-bit system wait requests.

The CPU starts the bus interface state machine when it accesses the address range containing the 8-bit section of the system. Next, wait requests and the size of transfer (byte or word) are tested. For byte bus cycles, the interface will enable the appropriate data buffer and memory or I/O device and proceed as a "normal" NS32CG16 bus cycle (with wait states if needed). The only differences between even and odd byte transfers are the high byte enable (HBE/) signal and address bit 0 (AD0). A byte transfer has no extra overhead because wait states are added only when accessing slower memories or peripherals (byte cycles are fall through).

Even word bus transfers occur in two 8-bit cycles. With no wait requests a minimum of eight CTTL clocks is required for word cycles. The best case word transfer consists of four CTTL clocks plus four wait states (CWAIT/ pulled low for four clocks). Each wait request added to an even word bus cycle adds two wait requests to the CPU (one for each byte access). See *Figure 4* for a breakout of the number of CTTL clocks for each bus cycle.

The bus interface provides sequential addressing to memory during even word transfers by ORing the cycle count bit with the buffered address bit 0 (BA00) (see *Figure 5*). During the first, or least significant, byte transfer the system address bit is 0, and 1 during the most significant byte transfer.

AN-63

RRD-B30M75/Printed in U. S. A


4.0 BUS INTERFACE SPECIFIC FEATURES

- 1. Automatic conversion of 8- to 16-bit, or 16- to 8-bit transfers.
- Fall through for 8-bit CPU cycles (no extra overhead).
 Wait generation controlled by jumpers, a wait counter, and PAL.
- 4. Permits small system with one 8-bit wide RAM, and one EPROM.
- 5. Allows existing debug tools full utilization.


5.0 SYSTEM FEATURES

- 1. NS32CG16-15 32-bit CPU
- NS32081-15 FPU (Floating Point Unit) for floating operations. The FPU is directly connected to the NS32CG16 data bus without buffering required.
- NS32202-10 ICU (Interrupt Control Unit) interfaced to CPU. The ICU has 16 interrupt inputs, 2 16-bit timers, and an 8-bit I/O port.
- 4. 32k bytes of ROM/EPROM (32k x 8). 2–3 wait states at 15 MHz.
- 5. 32k bytes of Static RAM (32k x 8). No wait states at 15 MHz. Socket array is provided for expansion to 128k bytes.
- 6.0 MEMORY AND I/O MAP


- Serial I/O—2 RS232C ports, configured for MONCG/ DBG32 debug. One port is used for terminal I/O and the other for Host I/O. 9600 baud is supported (initialized in MONCG).
- Memory and I/O map controlled with PAL devices to permit easy changes. The memory is fully decoded to allow for complete benchmark analysis.
- LED indicators to show board status. The LEDs are DUART output port status indicators. At power-on or reset, the MONCG program writes to the output port bits of the DUART turning on the LEDs. It demonstrates that the board runs a short section of diagnostic code.
- 9. 2 push buttons, NMI and RESET to NS32CG16.
- 10. Toggle switch connects CPU NMI interrupt pin to ICU timer output or external push button switch.
- MONCG installed in EPROMs (Monitor program to control board).
- 12. "Splice" (Hardware/Software debug tool) Control signal interface.
- 13. Single +5V power supply with $\pm5\%$ tolerance.
- Note: The EXTBLT instruction is not supported in this system example. Extra hardware can be added to manage 16-bit transfers to/from the DP8510 BPU (Bitblt Processing Unit).





Note: At power on, the ROM shadow flip-flop is reset and the 32k bytes of ROM can be accessed at location range 000000–007FFF or 100000–107FFF (ROM "shadow"). MONCG executes a dummy write cycle to location 100005 and sets the flip-flop allowing the lower 32k of RAM to occupy 000000–007FFF and 200000–207FFF. For example, when the ROM shadow flip-flop is set (RAM), accessing location 000005 would be the same as accessing location 200005.





1	2	3	4	5	6	7	8	9	10	11	12	13	LV OA SCA CNBBDT C/AA//
S0 X X S5 S6 S7 S8 S9 S10 X S13 S14 S15 S16 X X S21 S22 S0 S24 S25 S0	S1 X X S5 S6 S7 S8 S9 S10 X S13 S14 S15 S16 X X X X S21 S22 S0 S24 S25 S0	X X X S 5 S 6 S 7 S 8 S 9 S 10 S 12 S 13 S 14 S 15 S 16 X X X X S 21 S 22 S 0 S 24 S 0 S 25 S 0 S 25 S 310 S 12 S 10 S 10 S 10 S 10 S 10 S 10 S	X X X S5 S6 S7 S8 S9 S10 S11 S13 S14 S15 S16 X X S20 S21 S22 S0 S24 S25 S0	X S2 S5 S6 S7 S8 S10 X S13 S14 S15 S16 S17 X S21 S21 S22 S0 S24 S25 S0	X S3 S5 S6 S7 S8 S10 X S13 S14 S15 S16 S18 S18 X X S21 S22 S0 S24 S25 S0	X X S3 S5 S6 S7 S8 S10 X S13 S14 S15 S16 X S18 X S21 S22 S0 S24 S25 S0	X X S S S S S S S S S S S S S S S S S S	X S8 S8 S5 S6 S7 S8 S10 X S13 S14 S15 S16 X X X S21 S22 S0 S24 S0	X S4 S5 S6 S7 S8 S10 X S13 S14 S15 S16 X X X X S21 S22 S0 S24 S25 S0	X X X S8 S5 S6 S7 S8 S10 X S13 S14 S15 S16 X X X S21 S22 S0 S24 S25 S0	X X S4 S5 S6 S7 S8 S10 X S13 S14 S15 S16 X X X X S21 S22 S0 S24 S25 S0	X X X S 5 S 6 S 7 S 8 S 9 S 10 X S 13 S 14 S 15 S 16 S 19 X X S 21 S 22 S 0 S 24 S 25 S 0 S 25 S 310 X S 5 S 10 X S 5 S 5 S 6 S 7 S 8 S 7 S 8 S 9 S 10 X S 10 S 10 S 10 S 10 S 10 S 10 S	C/AA// 0100010 0000111 0000101 0000110 0000110 0000110 0000110 000000
cwait		9. b8 10. b8 11. b8 12. b8	Bwait/*I Bwait/*I Bcwait/ Bcwait/	b8cwait *hbe*a (hbe/ ⊣	t/*(hbe 0/ ⊦ a0))						
				F	IGURE	3. Stat	e Table						
	S0 X X S5 S6 S7 S8 S9 S10 X S13 S14 S15 S16 X X S21 S22 S0 S24 S25 S0 -13	S0 S1 X X X X S5 S5 S6 S6 S7 S7 S8 S8 S9 S9 S10 S10 X X S13 S13 S14 S15 S16 S16 X X X X X X X X S21 S21 S22 S02 S0 S0 S24 S24 S25 S25 S0 S0 -13	S0 S1 X X X X X X X X X X S5 S5 S5 S6 S6 S6 S7 S7 S7 S8 S8 S8 S9 S9 S9 S10 S10 S10 X X S12 S13 S13 S13 S14 S14 S14 S15 S15 S15 S16 S16 S16 X X X X X X X X X X X X S21 S21 S21 S22 S25 S25 S0 S0 S0 -13 8. bf	S0 S1 X X X X X X X X X X X X X X S5 S5 S5 S5 S6 S6 S6 S6 S7 S7 S7 S7 S8 S8 S8 S8 S9 S9 S9 S9 S10 S10 S10 S10 X S13 S13 S13 S13 S13 S13 S13 S14 S14 S14 S14 S15 S15 S15 S15 S16 S16 S16 S16 X X X X X X X X X X X X X X X X X X X X S21 S21 S21 S21	S0 S1 X X X X X X X S2 S S S S S S S S S S S S S S S S S S S S S S S S S S S S S S S S S S S S S <	S0 S1 X X X X X X X X X S2 S3 X X X X X X X S5 S5 S5 S5 S5 S5 S5 S5 S6 S6 S6 S6 S6 S6 S6 S6 S7 S7 S7 S7 S7 S7 S7 S10 S10 S10 S10 S10 S10 S10 X X S12 S11 X X S13 S15 S15 S15 S15 <t< td=""><td>$\begin{array}{cccccccccccccccccccccccccccccccccccc$</td><td>S0 S1 X X X X X X X X X X X X X X S2 S3 X X X X X X S2 S3 X X X X X X X X X X X S5 S6 S6</td><td>S0 S1 X X X X X X X X X X X X X X X S2 S3 X X S8 X X X X X X X X X X X S8 X X X X X X S2 S3 X X S8 X X X X X X X X S3 X X S5 S5 S5 S5 S5 S5 S5 S5 S5 S5 S6 S6 S6 S6 S6 S6 S6 S6 S6 S6 S7 S7 S7 S7 S7 S7 S7 S7 S7 S7 S8 S8 S8 S8 S8 S8 S8 S8 S8 S8 S8 S9 S9 S9 S9 S9 S9 S9 S9 S9 S9 S10 S10 S10 S10 S10 S10 S10 S10 S10 X X S12 S11 X X X X X X S13 S13 S13 S13 S13 S13 S13 S13 S13 S13 S13 S13 S13 S13 S13 S13 S13 S14 S14 S14 S14 S14 S14 S14 S14 S15 S15 S15 S15 S15 S15 S15 S15 S16 S16 S16 S16 S16 S16 S16 S16 S16 X X X X X X X X X X X X X X X X X X X</td><td>S0 S1 X X X X X X X X X X X X X X X X S2 S3 X X S8 S4 X X X X X S2 S3 X X S8 S4 X X X X X X S2 S3 X X S8 S4 X X X X X X X X S3 X X X S5 S5 S5 S5 S5 S5 S5 S5 S5 S5 S6 S6 S6 S6 S6 S6 S6 S6 S6 S6 S6 S7 S7 S7 S7 S7 S7 S7 S7 S7 S7 S7 S8 S8 S8 S9 S9 S9 S9 S9 S9 S9 S9 S9 S9 S9 S10 S10 S10 S10 S10 S10 S10 S10 S10 S10 X X S12 S11 X X X X X X X S13 S13 S13 S13 S13 S13 S13 S13 S13 S13 S13 S13 S13 S13 S13 S13 S13 S13 S14 S14 S14 S14 S14 S14 S14 S14 S14 S14 S15 S15 S15 S15 S15 S15 S15 S15 S15 S16 S16 S16 S16 S16 S16 S16 S16 S16 S16</td><td>S0 S1 X X X X X X X X X X X X X X X X X X S2 S3 X X S8 S4 X X X X X X X S2 S3 X X S8 S4 X X X X X X X X X S3 X X S8 S5 S5 S5 S5 S5 S5 S5 S5 S5 S5 S5 S6 S6 S6 S7 S7 S7 S8 S8 S8 S9 S9 S9 S10 S10 S10 S10 S10 S10 S10 S10 S10 S10</td><td>S0 S1 X</td><td>S0 S1 X</td></t<>	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	S0 S1 X X X X X X X X X X X X X X S2 S3 X X X X X X S2 S3 X X X X X X X X X X X S5 S6 S6	S0 S1 X X X X X X X X X X X X X X X S2 S3 X X S8 X X X X X X X X X X X S8 X X X X X X S2 S3 X X S8 X X X X X X X X S3 X X S5 S5 S5 S5 S5 S5 S5 S5 S5 S5 S6 S6 S6 S6 S6 S6 S6 S6 S6 S6 S7 S7 S7 S7 S7 S7 S7 S7 S7 S7 S8 S8 S8 S8 S8 S8 S8 S8 S8 S8 S8 S9 S9 S9 S9 S9 S9 S9 S9 S9 S9 S10 S10 S10 S10 S10 S10 S10 S10 S10 X X S12 S11 X X X X X X S13 S13 S13 S13 S13 S13 S13 S13 S13 S13 S13 S13 S13 S13 S13 S13 S13 S14 S14 S14 S14 S14 S14 S14 S14 S15 S15 S15 S15 S15 S15 S15 S15 S16 S16 S16 S16 S16 S16 S16 S16 S16 X X X X X X X X X X X X X X X X X X X	S0 S1 X X X X X X X X X X X X X X X X S2 S3 X X S8 S4 X X X X X S2 S3 X X S8 S4 X X X X X X S2 S3 X X S8 S4 X X X X X X X X S3 X X X S5 S5 S5 S5 S5 S5 S5 S5 S5 S5 S6 S6 S6 S6 S6 S6 S6 S6 S6 S6 S6 S7 S7 S7 S7 S7 S7 S7 S7 S7 S7 S7 S8 S8 S8 S9 S9 S9 S9 S9 S9 S9 S9 S9 S9 S9 S10 S10 S10 S10 S10 S10 S10 S10 S10 S10 X X S12 S11 X X X X X X X S13 S13 S13 S13 S13 S13 S13 S13 S13 S13 S13 S13 S13 S13 S13 S13 S13 S13 S14 S14 S14 S14 S14 S14 S14 S14 S14 S14 S15 S15 S15 S15 S15 S15 S15 S15 S15 S16 S16 S16 S16 S16 S16 S16 S16 S16 S16	S0 S1 X X X X X X X X X X X X X X X X X X S2 S3 X X S8 S4 X X X X X X X S2 S3 X X S8 S4 X X X X X X X X X S3 X X S8 S5 S5 S5 S5 S5 S5 S5 S5 S5 S5 S5 S6 S6 S6 S7 S7 S7 S8 S8 S8 S9 S9 S9 S10 S10 S10 S10 S10 S10 S10 S10 S10 S10	S0 S1 X	S0 S1 X




















11A 11C 11E 11G 13C 13E 2A 2B 2C 2D	27256 55256 32081 55256 55256 74AS11 PRES	A/06 A/05 A/05 A/02 A/05 A/05 A/04, B/04, C/03
11E 11G 13C 13E 2A 2B 2C	55256 32081 55256 55256 74AS11	A/05 A/02 A/05 A/05
11G 13C 13E 2A 2B 2C	32081 55256 55256 74AS11	A/02 A/05 A/05
13C 13E 2A 2B 2C	55256 55256 74AS11	A/05 A/05
13E 2A 2B 2C	55256 74AS11	A/05
2A 2B 2C	74AS11	
2B 2C		A/04, B/04, C/03
2C	PRES	
		A/02, B/02, C/04, D/04, I/03, J/04, K/04, L/04, M/04, N/04
2D	HRES	A/07, B/07, C/07, D/07
	74AS32	A/02, B/02, C/03, D/03
2E	74AS32	A/03, B/04, C/04
2F	HRES	A/02, C/02, E/02, F/02, G/02, H/04
3A	74ALS138	A/04
3B	DRPAC10	A/07
3C	74AS08	A/04, B/07, C/07, D/04
3D	74ALS10	A/02, C/04
3F	PAL16L8B	A/04
4A	HCAP	A/07, C/07, E/07, G/07
4B	MAX232	A/07
4C	JUMPER16	A/04
4D	74AS04	A/03, B/04, C/04, D/02, E/07, F/03
4E	74AS00	A/03, B/02, C/04, D/04
4F	74AS161	A/03
5A	DRPAC10	A/04
5B	HCAP	A/07, A/07, B/07
5E	74AS74	A/03
5F	HCAP	A/02, B/02, D/02, E/02, F/02
6D	74LS74	A/04, B/04
6F	PAL16R8B	A/03
6G	32CG16	A/02, A/02
7A	2681	A/07
7D	74AS74	A/02, B/02
7F	PAL16R4	A/03
8D	74ALS645	A/02
8F	74LS646	A/02
9A	32202	A/04
9D	74AS373	A/02
9F	74AS373	A/02
C1-C4	DCAPE	A/07
C5	DCAP	A/07
J1	^^DB32F	C/07, C/07, C/07, C/07, C/07, C/07, C/07
J2	^DB32F	C/07, C/07, C/07, C/07, C/07, C/07, C/07
J3	^DCONN	C/07, C/07, C/07, C/07, C/07, C/07
S1	DSPDT	A/02
S2	DSPDT	A/04
T1	DSPDT	A/04

<pre>Partno 1; Partno 1; Partno 1A; Persigner NORTON; Pompany NSC; Pervice Pl678; ************************************</pre>	lame	Bus	tate.pld;		
<pre>evision 1A; cesigner NORTON; company NSC; seembly XIA; cocation 6F; ************************************</pre>	Partno		· · · · · · · · ·		
<pre>besigner NORTON; company NSC; sseembly X1A; cocation 6F; eevice P16r8; ************************************</pre>	Date		4/88;		
<pre>bompany NSC; ssembly XIA; cocation 6F; ************************************</pre>					
<pre>ssembly X1A; cocation 6F; evvice P16Fs; ************************************</pre>	-				
<pre>cocation 6F; pevice P16F8; ************************************</pre>					
<pre>view PIGFS; ************************************</pre>			•		
<pre>** Bus state machine */ * ** Bus state machine */ ** Allowable Target Device Types: PALIGR8 */ *** *** Inputs **/ *** Inp</pre>	evice	P16:			
* Bustate Bus state machine */ * * * * Allowable Target Device Types: PALL6R8 */ ** ** Inputs **/ ** Outputs **/ ** Logic Equations **		****	*****		
<pre>**** Inputs **/ ** Allowable Target Device Types: PAL16R8 */ *** Inputs **/ pin 1 = fclk ;/* state machine clock pin 2 = !ddin ;/* data direction pin 3 = !hbe ;/* high byte enable pin 4 = !reset ;/* system reset pin 5 = start ;/* system reset pin 5 = start ;/* system reset pin 6 = ba00 ;/* buffered address bit 0 pin 7 = b&wt ;/* bbwt = b&wait + b&cwait pin 8 = !hbewait ;/* counted value of b&wait].2 pin 9 = !b&cwait ;/* bit 0 state counter pin 13 = q1 ;/* bit 0 state counter pin 13 = q1 ;/* bit 1 state counter pin 14 = !load ;/* wait counter load signal pin 15 = !cwait ;/* signal to store low byte pin 16 = cba ;/* signal rd lw byte frm store pin 18 = len ;/* general buffer enable pin 19 = cc ;/* cycle counter pin 19 = cc ;/* cycle counter pin 19 = cc & len & !sba & !cba & !load & !cwait & !q1 & !q0; pin = lcc & en & !sba & !cba & !load & !cwait & !q</pre>					
<pre>************************************</pre>		2	Bus state mach		
<pre>** Allowable Target Device Types: PALIGR8</pre>	*	****	************	· · · · · · · · · · · · · · · · · · ·	
<pre>*** Inputs **/ ** Inputs **/ ** Inputs **/ pin 1 = fclk ;/* state machine clock pin 2 = !ddin ;/* data direction pin 3 = lhbe ;/* high byte enable pin 4 = !reset ;/* system reset pin 5 = start ;/* start state machine pin 6 = ba00 ;/* buffered address bit 0 pin 7 = b&wt ;/* b&wt = b&wait + b&vait pin 8 = !b&wait ;/* counted value of b&wait1,2 pin 9 = lb&cwait ;/* output enable set to gnd *** Outputs **/ pin 12 = q0 ;/* bit 0 state counter pin 13 = q1 ;/* bit 0 state counter pin 13 = q1 ;/* bit 1 state counter pin 14 = !load ;/* wait counter load signal pin 15 = !cwait ;/* signal rd lw byte frm store pin 18 = !en ;/* signal rd lw byte frm store pin 18 = !en ;/* general buffer enable pin 19 = cc ;/* cycle counter *** Logic Equations **/ *</pre>					
<pre>*** Inputs **/ pin 1 = fclk ;/* state machine clock pin 2 = lddin ;/* data direction pin 3 = lhbe ;/* high byte enable pin 4 = lreset ;/* system reset pin 5 = start ;/* start state machine pin 6 = ba00 ;/* buffered address bit 0 pin 7 = b&wt ;/* bawt = b&wait + b&cwait pin 8 = lb&wait ;/* counted value of b&wait1,2 pin 9 = lb&cwait ;/* 8 bit system cont wait pin 12 = g0 ;/* bit 0 state counter pin 13 = g1 ;/* bit 1 state counter pin 14 = lload ;/* wait counter load signal pin 16 = cba ;/* signal to store low byte pin 18 = len ;/* signal rd lw byte frm store pin 18 = len ;/* general buffer enable pin 19 = cc ;/* cycle counter pin 19 = cc isba & lcba & load & lcwait & lg1 & lg0; pin = lcc & en & lsba & lcba & lload & lcwait & lg1 & lg0; pin = lcc & en & lsba & lcba & lload & lcwait & lg1 & lg0; pin = lcc & en & lsba & lcba & lload & lcwait & lg1 & lg0; pin = lcc & en & lsba & lcba & lload & lcwait & lg1 & lg0; pin = lcc & en & lsba & lcba & lload & lcwait & lg1 & lg0; pin = lcc & en & lsba & lcba & lload & lcwait & lg1 & lg0; pin = lcc & en & lsba & lcba & lload & lcwait & lg1 & lg0; pin = lcc & en & lsba & lcba & lload & lcwait & lg1 & lg0; pin = lcc & en & lsba & lcba & lload & lcwait & lg1 & lg0; pin = lcc & en & lsba & lcba & lload & lcwait & lg1 & lg0; pin = lcc & en & lsba & lcba & lload & lcwait & lg1 & lg0; pin = lcc & en & lsba & lcba & lload & lcwait & lg1 & lg0; pin = lcc & en & lsba & lcba & lload & lcwait & lg1 & lg0; pin = cc & en & lsba & lcba & lload & cwait & lg1 & lg0; pin = lcc & en & lsba & lcba & lload & lcwait & lg1 & lg0; pin = cc & en & lsba & lcba & lload & lcwait & lg1 & lg0; pin = cc & en & lsba & lcba & lload & lcwait & lg1 & lg0; pin = cc & en & lsba & lcba & lload & lcwait & lg1 & lg0; pin = cc & en & lsba & lcba & lload & lcwait & lg1 & lg0; pin = cc & en & lsba & lcba & lload & lcwait & lg1 & lg0; pin = cc & en & lsba & lcba & lload & lcwait & lg1 & lg0; pin = cc & en & lsba & lcba & llo</pre>					
$ \frac{2}{2} = \frac{1}{2} \frac$					
$ \frac{2}{2} = \frac{1}{2} \frac$	in 1		= fclk	;/* state machine clock	
$ \frac{1}{2} \ln 3 = \frac{1}{2} \ln 6 ; /* high byte enable 1 A = 1 reset ; /* system reset 1 A = 1 reset ; /* system reset 1 A = 1 reset ; /* system reset 1 A = 1 reset ; /* system reset 1 A = 1 reset ; /* buffered address bit 0 1 A = 1 reset ; /* buffered address bit 0 1 A = 1 reset ; /* buffered address bit 0 1 A = 1 reset ; /* buffered address bit 0 1 B = 1 bBcwait ; /* bBwt = bBwait + bBcwait ; 2 2 reset = 1 reset ; /* bBwt = bBwait + bBcwait ; 2 2 reset = 1 reset ; /* bBwt = bBwait + bBcwait ; 2 2 reset = 1 reset ; /* bBwt = bBwait + bBcwait ; /* counded value of bBwait, 2 2 reset = 1 reset ; /* bBwt = bBwait ; /* output enable set to gnd 2 reset = 1 reset ; /* bit 0 state counter 2 reset = 1 reset ; /* bit 1 state counter 2 reset = 1 reset ; /* bit 1 state counter 2 reset = 1 reset ; /* signal rd is signal 2 reset = 1 reset ; /* signal rd is byte frm store 2 reset = 1 reset ; /* signal rd is byte frm store 2 reset = 1 reset ; /* signal rd is byte frm store 2 reset = 1 reset : reset = 1 reset : reset = 1 reset = 1 reset = 1 reset = 1 reset : reset = 1 reset = 1 reset : reset : reset = 1 reset : reset :$					
Pin 6 = ba00 ;/* buffered address bit 0 Pin 7 = b&wt ;/* b&wt = b&wait + b&cwait Pin 8 = lb&cwait ;/* counted value of b&wait1,2 Pin 9 = lb&cwait ;/* 8 bit system cont wait Pin 11 = gnd ;/* bit 0 state counter Pin 12 = q0 ;/* bit 0 state counter Pin 13 = q1 ;/* bit 1 state counter Pin 14 = lload ;/* wait counter load signal Pin 16 = cba ;/* signal to store low byte Pin 17 = sba ;/* signal rd lw byte frm store Pin 18 = len ;/* general buffer enable Pin 19 = cc ;/* cycle counter Pin 18 = len ;/* general buffer enable Pin 19 = cc ;/* cycle counter Pin 19 = cc ;/* cycle counter Pin 19 = cc & len & lsba & lcba & load & lcwait & q1 & lq0; Pin = lcc & en & lsba & lcba & lload & cwait & q1 & lq0; Pin = lcc & en & lsba & lcba & lload & lcwait & lq1 & lq0; Pin = lcc & en & lsba & lcba & lload & lcwait & lq1 & lq0; Pin = lcc & en & lsba & lcba & lload & lcwait & lq1 & lq0; Pin = lcc & en & lsba & lcba & lload & lcwait & lq1 & lq0; Pin = lcc & en & lsba & lcba & lload & lcwait & lq1 & lq0; Pin = lcc & en & lsba & lcba & lload & lcwait & lq1 & lq0; Pin = lcc & en & lsba & lcba & lload & lcwait & lq1 & lq0; Pin = lcc & en & lsba & lcba & lload & lcwait & lq1 & lq0; Pin = lcc & en & lsba & lcba & lload & lcwait & lq1 & lq0; Pin = lcc & len & lsba & lcba & lload & lcwait & lq1 & lq0; Pin = lcc & len & lsba & lcba & lload & lcwait & lq1 & lq0; Pin = lcc & len & lsba & lcba & lload & lcwait & lq1 & lq0; Pin = lcc & len & lsba & lcba & lload & cwait & lq1 & lq0; Pin = lcc & len & lsba & lcba & lload & cwait & lq1 & lq0; Pin = lcc & len & lsba & lcba & lload & cwait & lq1 & lq0; Pin = lcc & len & lsba & lcba & lload & lcwait & lq1 & lq0; Pin = cc & en & lsba & lcba & lload & cwait & lq1 & lq0; Pin = cc & en & lsba & lcba & lload & cwait & lq1 & lq0; Pin = cc & en & lsba & lcba & lload & cwait & lq1 & lq0; Pin = cc & en & lsba & lcba & lload & cwait & lq1 & lq0; Pin = cc & en & lsba & lcba & lload & cwait & lq1 & lq0; Pin = cc & en & lsba & lcba & lload & cwait & lq1 & lq0; Pin = cc & en & ls	in 4				
Pin 7 = b8wt ;/* b8wt = b8wait + b8cwait Pin 8 = !b8wait ;/* counted value of b8wait1,2 Pin 9 = !b8cwait ;/* 8 bit system cont wait Pin 11 = gnd ;/* bit 0 state counter Pin 12 = q0 ;/* bit 0 state counter Pin 13 = q1 ;/* bit 1 state counter Pin 14 = !load ;/* wait counter load signal Pin 15 = !cwait ;/* signal to store low byte Pin 16 = cba ;/* signal to store low byte Pin 17 = sba ;/* signal to store low byte Pin 18 = !en ;/* general buffer enable Pin 19 = cc ;/* cycle counter Pin 19 = cc ;/* cycle counter Pin 19 = cc ;/* cycle counter Pin 19 = cc & en & !sba & !cba & load & !cwait & q1 & !q0; Pin = !cc & en & !sba & !cba & load & !cwait & iq1 & !q0; Pin = !cc & en & !sba & !cba & !load & !cwait & iq1 & !q0; Pin = !cc & en & !sba & !cba & !load & !cwait & iq1 & !q0; Pin = !cc & en & !sba & !cba & !load & !cwait & !q1 & !q0; Pin = !cc & en & !sba & !cba & !load & !cwait & !q1 & !q0; Pin = !cc & en & !sba & !cba & !load & !cwait & !q1 & !q0; Pin = !cc & en & !sba & !cba & !load & !cwait & !q1 & !q0; Pin = !cc & en & !sba & !cba & !load & !cwait & !q1 & !q0; Pin = !cc & en & !sba & !cba & !load & !cwait & !q1 & !q0; Pin = !cc & en & !sba & !cba & !load & !cwait & !q1 & !q0; Pin = !cc & en & !sba & !cba & !load & !cwait & !q1 & !q0; Pin = !cc & !en & !sba & !cba & !load & !cwait & !q1 & !q0; Pin = !cc & !en & !sba & !cba & !load & !cwait & !q1 & !q0; Pin = !cc & !en & !sba & !cba & !load & !cwait & !q1 & !q0; Pin = !cc & !en & !sba & !cba & !load & !cwait & !q1 & !q0; Pin = !cc & !en & !sba & !cba & !load & !cwait & !q1 & !q0; Pin = :cc & en & !sba & !cba & !load & !cwait & !q1 & !q0; Pin = :cc & en & !sba & !cba & !load & !cwait & !q1 & !q0; Pin = :cc & en & !sba & !cba & !load & !cwait & !q1 & !q0; Pin = :cc & en & !sba & !cba & !load & !cwait & !q1 & !q0; Pin = :cc & en & !sba & !cba & !load & !cwait & !q1 & !q0; Pin = :cc & en & !sba & !cba & !load & !cwait & !q1 & !q0; Pin = :cc & en & !sba & !cba & !load & !cwait & !q1 & !q0; Pin = :cc & en & !sba & !cba & !load & !cwai					
$\begin{array}{rcl} 11 & 0 & 1 & 100 \text{ where} \\ 11 & 9 & 100 \text{ where} \\ 11 & 11 & 1 & 100 \text{ marked} \\ 11 & 11 & 11 & 100 \text{ marked} \\ 11 & 11 & 11 & 100 \text{ marked} \\ 12 & 100 & 110 \text{ marked} \\ 13 & 11 & 12 & 100 \text{ marked} \\ 14 & 100 \text{ marked} \\ 13 & 11 & 12 & 100 \text{ marked} \\ 14 & 100 \text{ marked} \\ 15 & 100 \text{ marked} \\ 16 & 100 \text{ marked} \\ 10 & 110 ma$;/* burlered address blt 0	
$\begin{array}{rcl} 11 & 0 & 1 & 100 \text{ where} \\ 11 & 9 & 100 \text{ where} \\ 11 & 11 & 1 & 100 \text{ marked} \\ 11 & 11 & 11 & 100 \text{ marked} \\ 11 & 11 & 11 & 100 \text{ marked} \\ 12 & 100 & 110 \text{ marked} \\ 13 & 11 & 12 & 100 \text{ marked} \\ 14 & 100 \text{ marked} \\ 13 & 11 & 12 & 100 \text{ marked} \\ 14 & 100 \text{ marked} \\ 15 & 100 \text{ marked} \\ 16 & 100 \text{ marked} \\ 10 & 110 ma$;/* Down = Dowalt + Docwalt :/* counted value of b&wait1 2	
Pin 11 = gnd ;/* output enable set to gnd (** Outputs **/ Pin 12 = q0 ;/* bit 0 state counter Pin 13 = q1 ;/* bit 1 state counter Pin 14 = !load ;/* wait counter load signal Pin 15 = !cwait ;/* cpu cwait/ signal Pin 16 = cba ;/* signal to store low byte Pin 17 = sba ;/* signal to store low byte Pin 18 = !en ;/* general buffer enable Pin 19 = cc ;/* cycle counter Pin 19 = cc ;/* cycle counter Pin 19 = cc & en & !sba & !cba & load & !cwait & !ql & !q0; Pin = !cc & en & !sba & !cba & load & !cwait & ql & !q0; Pin = !cc & en & !sba & !cba & !load & !cwait & !ql & !q0; Pin = !cc & en & !sba & !cba & !load & !cwait & !ql & !q0; Pin = !cc & en & !sba & !cba & !load & !cwait & !ql & !q0; Pin = !cc & en & !sba & !cba & !load & !cwait & !ql & !q0; Pin = !cc & en & !sba & !cba & !load & !cwait & !ql & !q0; Pin = !cc & en & !sba & !cba & !load & !cwait & !ql & !q0; Pin = !cc & en & !sba & !cba & !load & !cwait & !ql & !q0; Pin = !cc & en & !sba & !cba & !load & !cwait & !ql & !q0; Pin = !cc & en & !sba & !cba & !load & !cwait & !ql & !q0; Pin = !cc & !en & !sba & !cba & !load & !cwait & !ql & !q0; Pin = !cc & !en & !sba & !cba & !load & !cwait & !ql & !q0; Pin = !cc & !en & !sba & !cba & !load & !cwait & !ql & !q0; Pin = !cc & !en & !sba & !cba & !load & !cwait & !ql & !q0; Pin = :cc & en & !sba & !cba & !load & !cwait & !ql & !q0; Pin = :cc & en & !sba & !cba & !load & cwait & !ql & !q0; Pin = :cc & en & !sba & !cba & !load & cwait & !ql & !q0; Pin = :cc & en & !sba & !cba & !load & cwait & !ql & !q0; Pin = :cc & en & !sba & !cba & !load & cwait & !ql & !q0; Pin = :cc & en & !sba & !cba & !load & cwait & !ql & !q0; Pin = :cc & en & !sba & !cba & !load & cwait & !ql & !q0; Pin = :cc & en & !sba & !cba & !load & cwait & !ql & !q0; Pin = :cc & en & !sba & !cba & !load & cwait & !ql & !q0; Pin = :cc & en & !sba & !cba & !load & !cwait & !ql & !q0; Pin = :cc & en & !sba & !cba & !load & !cwait & !ql & !q0; Pin = :cc & en & !sba & !cba & !load & !cwait & !ql & !q0; Pin = :cc & en & !sba &				// Counced varue or Dowaror/2	
<pre>2** Outputs **/ Pin 12 = q0 ;/* bit 0 state counter Pin 13 = q1 ;/* bit 1 state counter Pin 14 = !load ;/* wait counter load signal Pin 15 = !cwait ;/* cpu cwait/ signal Pin 16 = cba ;/* signal to store low byte Pin 17 = sba ;/* signal to store low byte Pin 18 = !en ;/* general buffer enable Pin 19 = cc ;/* cycle counter Pin 19 = cc ;/* cycle counter</pre>			_		
$ \begin{array}{rcl} & = & \operatorname{cc} & \& & \operatorname{en} & \& & \operatorname{sba} & \& & \operatorname{cba} & \& & \operatorname{cad} & \& & \operatorname{cwait} & \& & \operatorname{ql} & \& & \operatorname{q0}; \\ & = & \operatorname{cc} & & \operatorname{en} & \& & \operatorname{sba} & \& & \operatorname{cba} & \& & \operatorname{cwait} & \& & \operatorname{ql} & \& & \operatorname{q0}; \\ & = & \operatorname{cc} & & \operatorname{en} & \& & \operatorname{sba} & \& & \operatorname{cba} & \& & \operatorname{load} & \& & \operatorname{cwait} & \& & \operatorname{ql} & \& & \operatorname{q0}; \\ & = & \operatorname{cc} & & \operatorname{en} & \& & \operatorname{sba} & \& & \operatorname{cba} & \& & \operatorname{load} & \& & \operatorname{cwait} & \& & \operatorname{ql} & \& & \operatorname{q0}; \\ & = & \operatorname{cc} & & & \operatorname{en} & \& & \operatorname{sba} & \& & \operatorname{cba} & \& & \operatorname{load} & \& & \operatorname{cwait} & \& & \operatorname{ql} & \& & \operatorname{q0}; \\ & = & \operatorname{cc} & & & & \operatorname{en} & \& & \operatorname{sba} & \& & \operatorname{cba} & \& & \operatorname{load} & \& & \operatorname{cwait} & \& & \operatorname{ql} & \& & \operatorname{q0}; \\ & = & \operatorname{cc} & & & & & & \operatorname{sba} & \& & \operatorname{cba} & \& & & & & & & & & & & & & & & & & & $	Pin Pin Pin Pin Pin Pin	13 14 15 16 17 18	= q1 = !load = !cwait = cba = sba = !en	<pre>;/* bit 1 state counter ;/* wait counter load signal ;/* cpu cwait/ signal ;/* signal to store low byte ;/* signal rd lw byte frm store ;/* general buffer enable</pre>	
$\begin{array}{rcl} &=& \operatorname{lcc} \& en \& \operatorname{lsba} \& \operatorname{lcba} \& \operatorname{load} \& \operatorname{lcwait} \& q1 \& q0;\\ &=& \operatorname{lcc} \& en \& \operatorname{lsba} \& \operatorname{lcba} \& \operatorname{lload} \& \operatorname{cwait} \& q1 \& \operatorname{lq0};\\ &=& \operatorname{lcc} \& en \& \operatorname{lsba} \& \operatorname{lcba} \& \operatorname{lload} \& \operatorname{lcwait} \& \operatorname{lq1} \& \operatorname{lq0};\\ &=& \operatorname{lcc} \& en \& \operatorname{lsba} \& \operatorname{lcba} \& \operatorname{lload} \& \operatorname{lcwait} \& \operatorname{lq1} \& \operatorname{lq0};\\ &=& \operatorname{lcc} \& en \& \operatorname{lsba} \& \operatorname{lcba} \& \operatorname{lload} \& \operatorname{lcwait} \& \operatorname{lq1} \& \operatorname{lq0};\\ &=& \operatorname{lcc} \& \operatorname{en} \& \operatorname{lsba} \& \operatorname{lcba} \& \operatorname{lload} \& \operatorname{lcwait} \& \operatorname{lq1} \& \operatorname{lq0};\\ &=& \operatorname{lcc} \& \operatorname{en} \& \operatorname{lsba} \& \operatorname{lcba} \& \operatorname{lload} \& \operatorname{lcwait} \& \operatorname{lq1} \& \operatorname{lq0};\\ &=& \operatorname{lcc} \& \operatorname{en} \& \operatorname{lsba} \& \operatorname{lcba} \& \operatorname{lload} \& \operatorname{cwait} \& \operatorname{lq1} \& \operatorname{q0};\\ &=& \operatorname{lcc} \& \operatorname{en} \& \operatorname{lsba} \& \operatorname{lcba} \& \operatorname{lload} \& \operatorname{cwait} \& \operatorname{lq1} \& \operatorname{q0};\\ &=& \operatorname{cc} \& \operatorname{en} \& \operatorname{lsba} \& \operatorname{lcba} \& \operatorname{lload} \& \operatorname{cwait} \& \operatorname{lq1} \& \operatorname{q0};\\ &=& \operatorname{cc} \& \operatorname{en} \& \operatorname{lsba} \& \operatorname{lcba} \& \operatorname{lload} \& \operatorname{cwait} \& \operatorname{lq1} \& \operatorname{q0};\\ &=& \operatorname{cc} \& \operatorname{en} \& \operatorname{lsba} \& \operatorname{lcba} \& \operatorname{lload} \& \operatorname{cwait} \& \operatorname{lq1} \& \operatorname{q0};\\ &=& \operatorname{cc} \& \operatorname{en} \& \operatorname{lsba} \& \operatorname{lcba} \& \operatorname{lload} \& \operatorname{cwait} \& \operatorname{lq1} \& \operatorname{q0};\\ &=& \operatorname{cc} \& \operatorname{en} \& \operatorname{lsba} \& \operatorname{lcba} \& \operatorname{lload} \& \operatorname{cwait} \& \operatorname{lq1} \& \operatorname{lq0};\\ &=& \operatorname{cc} \& \operatorname{en} \& \operatorname{lsba} \& \operatorname{lcba} \& \operatorname{lload} \& \operatorname{cwait} \& \operatorname{lq1} \& \operatorname{lq0};\\ &=& \operatorname{cc} \& \operatorname{en} \& \operatorname{lsba} \& \operatorname{lcba} \& \operatorname{lload} \& \operatorname{cwait} \& \operatorname{lq1} \& \operatorname{lq0};\\ &=& \operatorname{cc} \& \operatorname{en} \& \operatorname{lsba} \& \operatorname{lcba} \& \operatorname{lload} \& \operatorname{lcwait} \& \operatorname{lq1} \& \operatorname{lq0}; \\ &=& \operatorname{cc} \& \operatorname{en} \& \operatorname{lsba} \& \operatorname{lcba} \& \operatorname{lload} \& \operatorname{lcwait} \& \operatorname{lq1} \& \operatorname{lq0}; \\ &=& \operatorname{cc} \& \operatorname{en} \& \operatorname{lsba} \& \operatorname{lcba} \& \operatorname{lload} \& \operatorname{lcwait} \& \operatorname{lq1} \& \operatorname{lq0}; \\ &=& \operatorname{cc} \& \operatorname{en} \& \operatorname{lsba} \& \operatorname{lcba} \& \operatorname{lload} \& \operatorname{lcwait} \& \operatorname{lq1} \& \operatorname{lq0}; \\ &=& \operatorname{cc} \& \operatorname{en} \& \operatorname{lsba} \& \operatorname{lcba} $		-		& !cba & load & !cwait & !q1 & !q0;	
TL/EE/10494	\$1 \$3 \$4	= ! ci = cc = cc = cc	c & en & !sba c & en & !sba c & en & !sba c & en & !sba c & !en & !sba c & en & !sba c & !en & !sba c & !en & !sba & en & !sba & & en & !sba &	<pre>& !cba & load & !cwait & q1 & q0; & !cba & !load & cwait & q1 & !q0; & !cba & !load & !cwait & !q1 & !q0; & !cba & !load & !cwait & !q1 & !q0; & !cba & !load & !cwait & !q1 & !q0; & !cba & !load & !cwait & !q1 & !q0; & !cba & !load & cwait & !q1 & q0; !cba & !load & cwait & !q1 & !q0; !cba & !load & cwait & !q1 & !q0; !cba & !load & cwait & !q1 & !q0; !cba & !load & cwait & !q1 & !q0;</pre>	
				TL	/EE/10494-1

s20 s21 s23	= cc & en & sba & !cba & !load & !cwait & !q1 & !q0; = cc & en & sba & !cba & !load & !cwait & !q1 & q0; = cc & en & !sba & !cba & !load & !cwait & !q1 & q0;
ccnt	= !reset & (cc & en # cc & !en & cwait # sl3);
!cc.d	= ccnt;
en.d	= !reset & (s0 & start # load & cwait & !q1 # !load & cwait & q1 & !q0 # q1 & q0 # !sba & !load & !cwait & !q1 & q0 # s17)
bufsba	= !reset & (s20 # s21 # s19 & ddin);
!sba.d	= bufsba;
bufcba	= !reset & s10 & ddin;
!cba.d	= bufcba;
load.d	= reset # cc & !en # !cc & !en & !cwait # s7 # s3 & (!b8cwait & hbe & !ba00) # q1 & q0 & (!b8wait & !b8cwai hbe & !ba00);
cwait.d	<pre>= !reset & (cc & en & !sba & !cba & cwait & !q1 & (b8wt) # s3 & (b8cwait # hbe & !ba00) # q1 & q0 & (b8wt # hbe & !ba00 s18 & (b8cwait) # !cc & cwait & !q1 # cc & !en & cwait);</pre>
cntl	= !reset & ((s0 # s16 # s17) & (!b8wait & b8cwait) # q1 & q0 & (b8wt) # (s3 # s18) & (b8cwait) # s5 # s23);
!q1.d	= cnt1;
cnt0	= !reset & ((s0 # s19) & (!b8wait & cwait) # s1 & (b8wait) # (cc & en & !sba & !cba & cwait & !q1) & (b8wait) # !cc & en & !sba & !cba & load & cwait # !cc & !load & cwait & !q1 & !q0 # s4 # s20);
!q0.d	= cnt0;
	TL/EE/10494-14

***** Bustate.p ****** 2.11c Serial# 5-00001-683 CUPL pl6r8 Library DLIB-f-23-10 Sat Feb 20 09:15:13 1988 Device Created Bustate.pld Name Partno Revision 1A 2/04/88 Date Designer NORTON Company NSC Assembly X1A Location 6F ______ Expanded Product Terms _____ _____ cba.d => !cba & !cc & en & !sba & ddin & !load & !cwait & !reset & !q0 & !q1 cc.d => cc & en & !reset # !cba & !cc & !en & !sba & !load & cwait & !reset & q0 & !q1 # cc & !en & cwait & !reset en.d => !cba & !cc & !en & !sba & load & !cwait & !reset & !q0 & !q1 & start # load & cwait & !reset & !q1
!load & cwait & !reset & !q0 & q1 # !reset & q0 & q1 # !cba & cc & en & !sba & !load & cwait & !reset & q0 & !q1 # !sba & !load & !cwait & !reset & q0 & !q1 s10 => !cba & !cc & en & !sba & !load & !cwait & !q0 & !q1 s20 => !cba & cc & en & sba & !load & !cwait & !q0 & !q1 sba.d => !cba & cc & en & sba & !load & !cwait & !reset & !q1 # !cba & cc & en & !sba & ddin & !load & !cwait & !reset & !q0 & !q1 s21 => !cba & cc & en & sba & !load & !cwait & q0 & !q1 s13 => !cba & !cc & !en & !sba & !load & cwait & q0 & !q1 s23 => !cba & cc & en & !sba & !load & !cwait & q0 & !q1 TL/EE/10494-15

```
s16 =>
    !cba & cc & en & !sba & !load & !cwait & !q0 & !q1
s17 =>
    !cba & cc & en & !sba & !load & cwait & q0 & !q1
s18 =>
    !cba & cc & en & !sba & !load & cwait & !q0 & q1
s19 =>
    !cba & cc & en & !sba & !load & !cwait & !q0 & !q1
load.d =>
    reset
  # cc & !en
  # !cc & !en & !cwait
  # !ba00 & !cba & !cc & !b8cwait & hbe & en & !sba & !load & cwait & !q
  # !ba00 & !b8wait & !b8cwait & hbe & q0 & q1
bufcba =>
    !cba & !cc & en & !sba & ddin & !load & !cwait & !reset & !q0 & !q1
ccnt =>
    cc & en & !reset
   # !cba & !cc & !en & !sba & !load & cwait & !reset & q0 & !q1
  # cc & !en & cwait & !reset
bufsba =>
    !cba & cc & en & sba & !load & !cwait & !reset & !q1
  # !cba & cc & en & !sba & ddin & !load & !cwait & !reset & !q0 & !q1
cwait.d =>
    b8wt & !cba & cc & en & !sba & cwait & !reset & !ql
  # !cba & b8cwait & en & !sba & !load & cwait & !reset & !q0 & q1
  # cc & !en & cwait & !reset
  # !cc & cwait & !reset & !q1
  # !ba00 & hbe & !reset & q0 & q1
# b8wt & !reset & q0 & q1
  # !ba00 & !cba & !cc & hbe & en & !sba & !load & cwait & !reset & !q0
q0.d =>
    !cba & !cc & b8wait & en & !sba & load & !cwait & !reset & q0 & q1
  # !cba & cc & b8wait & en & !sba & cwait & !reset & !q1
  # !cba & !cc & en & !sba & load & cwait & !reset
  # !cc & !load & cwait & !reset & !q0 & !q1
  # !cba & cc & en & sba & !load & !cwait & !reset & !q0 & !q1
# !cba & !cc & en & !sba & !load & !cwait & !reset & !q0 & !q1
q1.d =>
    b8wt & !reset & q0 & q1
  # !cba & en & !sba & !load & !cwait & !reset & q0 & !q1
  # !cba & b8cwait & en & !sba & !load & cwait & !reset & !q0 & q1
# !cba & !cc & !b8wait & b8cwait & !en & !sba & load & !cwait & !reset
  # !cba & cc & !b8wait & b8cwait & en & !sba & !load & !cwait & !reset
                                                                               TI /FE/10494-16
```

!cba & cc & !b8wait & b8cwait & en & !sba & !load & cwait & !reset & s0 => !cba & !cc & !en & !sba & load & !cwait & !q0 & !q1 s1 => !cba & !cc & en & !sba & load & !cwait & q0 & q1 s3 => !cba & !cc & en & !sba & !load & cwait & !q0 & q1 s4 => !cba & !cc & en & !sba & !load & !cwait & !q0 & !q1 s5 => !cba & !cc & en & !sba & !load & !cwait & q0 & !q1 s7 => !cba & !cc & !en & !sba & !load & !cwait & !q0 & !q1 cnt0 => !cba & !cc & b8wait & en & !sba & load & !cwait & !reset & q0 & q1
!cba & cc & b8wait & en & !sba & cwait & !reset & !q1 # !cba & !cc & en & !sba & load & cwait & !reset # !cc & !load & cwait & !reset & !q0 & !q1 # !cba & cc & en & sba & !load & !cwait & !reset & !q0 & !q1 # !cba & !cc & en & !sba & !load & !cwait & !reset & !q0 & !q1 cnt1 => b8wt & !reset & q0 & q1 # !cba & en & !sba & !load & !cwait & !reset & q0 & !q1 # !cba & b8cwait & en & !sba & !load & cwait & !reset & !q0 & q1 # !cba & !cc & !b8wait & b8cwait & !en & !sba & load & !cwait & !reset # !cba & cc & !b8wait & b8cwait & en & !sba & !load & !cwait & !reset # !cba & cc & !b8wait & b8cwait & en & !sba & !load & !cwait & !reset # !cba & cc & !b8wait & b8cwait & en & !sba & !load & cwait & !reset & TL/EE/10494-17

bufcon.pld; Name Partno 1; 4/20/88; Date Revision 1A; Designer NORTON; Company NSC; Assembly X1A; Location 7F; P16r4: Device /* */ */ /* BUFCON; bus control pal *****′/ /* *'/ /* Allowable Target Device Types: PAL16r4B /*** Inputs **/ Pin 1 = fclk Dia 2 = len ;/* counter clock ;/* general buffer enable
;/* address bit 0 = ba00 3 Pin ;/* data direction Pin = !ddin 4 ;/* cycle count ;/* cycl data buffer enable ;/* cyc high byte enable = cc = !dbe 5 Pin Pin 6 Pin 7 = !hbe /** Outputs **/ ;/* low byte buffer enable Pin 12 = !enl ;/* high byte buffer enable Pin 13 = !enh = !q3 ;/* counter bit 3 Pin 14 Pin ;/* counter bit 2 15 = !q2 = :q2 = !q1 = !b8rd ;/* counter bit1 Pin 16 ;/*system read strobe Pin 18 ;/*system write strobe = !b8wrPin 19 /** Declarations and Intermediate Variable Definitions **/ /** Logic Equations **/ q1.d = cc;q2.d = q1;q3.d = q2;enl = dbe & !hbe & !ba00 # cc & dbe & q3 & ddin # !cc & dbe & !ddin & hbe & !ba00; enh = dbe & hbe & ba00 # cc & dbe & (q3 & ddin # q2 & !ddin); b8wr = !cc & en & !ddin # !ba00 & !ddin & en; b8rd = !ba00 & ddin & en # !cc & en & ddin; TI /FF/10494-18

```
bufcon.pl
*****
            2.11c Serial# 5-00001-683
CUPL
            pl6r4 Library DLIB-f-23-11
Tue Apr 26 08:20:15 1988
Device
Created
Name
            bufcon.pld
Partno
             1
Revision
            1A
Date
             4/20/88
Designer
            NORTON
            NSC
Company
Assembly
            X1A
Location
            7F
                                          _____
_____
           _____
                      Expanded Product Terms
                                    _____
enh =>
  ba00 & dbe & hbe
 # cc & dbe & ddin & q3
# cc & dbe & !ddin & q2
enl =>
 !ba00 & dbe & !hbe
# cc & dbe & ddin & q3
# !ba00 & !cc & dbe & hbe & !ddin
q1.d =>
 cc
q2.d =>
  q1
q3.d =>
   q2
b8rd =>
 !ba00 & en & ddin
# !cc & en & ddin
b8wr =>
  !cc & en & !ddin
 # !ba00 & en & !ddin
enh.oe =>
  1
enl.oe =>
  1
b8rd.oe =>
  1
b8wr.oe =>
  1
                                                         TL/EE/10494-19
```

```
memio.pld;
Name
          1;
1/04/88;
Partno
Date
Revision
          1A;
          NORTON;
Designer
Company
          NSC;
Assembly
          X1A;
Location
          3F;
Device
          P1618;
*/
/*
/* MEMIOPAL; memory and I/O decode
                                                             */
                                                             */
/*
/* Allowable Target Device Types: PAL16L8B
/** Inputs **/
                                  ;/* address bus
       [1..9] = [a23..16, ba15]
10 = gnd
11 = shdwen
Pin
                                    ;/* ground
;/* rom shadow enable
Pin
Pin
/** Outputs **/
Pin
               = !ram0
                                    ;/* ram0 enable (first 32k)
       12
                                    ;/* ram1 enable (32k-64k)
;/* ram2 enable (64k-96k)
;/* ram3 enable (96k-128k)
Pin
       13
               = !ram1
Pin
       14
              = !ram2
Pin
       15
              = !ram3
                                    ;/* ram device select
Pin
       16
              = !ramsel
                                    ;/* prom device select
;/* I/O device select
       17
              = !promsel
Pin
              = !iosel
Pin
       18
                                     ;/* 8 bit system select
              = !8bs
Pin
       19
/** Declarations and Intermediate Variable Definitions **/
/** Logic Equations **/
field adr
              = [a23..16,ba15];
               = adr:[0300000..08fffff];
8bus
               = adr:[0100000..0107fff];
rom
               = adr:[0200000..021ffff] # (adr:[0..07fff] & !shdwen);
ram
               = !a16 & !ba15 & ram;
ram0
               = !a16 & ba15 & ram;
raml
              = a16 & !ba15 & ram;
ram2
              = a16 & ba15 & ram;
ram3
ramsel
              = ram;
              = rom # (shdwen & adr:[0..07fff]);
promsel
              = adr:[0ff0000..0fffff];
iosel
              = 8bus # ramsel # promsel # iosel;
8bs
                                                                  TI /FE/10494-20
```

memio.pld ******* ****** 2.11c Serial# 5-00001-683 CUPL p1618 Library DLIB-f-23-8 Tue Mar 01 09:11:57 1988 Device Created memio.pld Name Partno 1 Revision 1A 1/04/88 Date Designer NORTON Company NSC Assembly X1A Location 3F _____ Expanded Product Terms adr => a23 , a22 , a21 , a20 , a19 , a18 , a17 , a16 , ba15 ram => !a20 & a21 & !a22 & !a23 & !a17 & !a18 & !a19 # !a20 & !a21 & !a22 & !a23 & !ba15 & !a16 & !a17 & !a18 & !a19 & !shd rom => a20 & !a21 & !a22 & !a23 & !ba15 & !a16 & !a17 & !a18 & !a19 iosel => a20 & a21 & a22 & a23 & a16 & a17 & a18 & a19 ramsel => |a20 & a21 & !a22 & !a23 & !a17 & !a18 & !a19 # !a20 & !a21 & !a22 & !a23 & !ba15 & !a16 & !a17 & !a18 & !a19 & !shd 8bs => a20 & a21 & !a23 # !a21 & a22 & !a23 # !a20 & a21 & a22 & !a23 # !a20 & !a21 & !a22 & a23 # ramsel # promsel
iosel ram0 => !a20 & a21 & !a22 & !a23 & !ba15 & !a16 & !a17 & !a18 & !a19 # !a20 & !a21 & !a22 & !a23 & !ba15 & !a16 & !a17 & !a18 & !a19 & !shd ram1 => !a20 & a21 & !a22 & !a23 & ba15 & !a16 & !a17 & !a18 & !a19 ram2 =>TL/EE/10494-21

```
!a20 & a21 & !a22 & !a23 & !ba15 & a16 & !a17 & !a18 & !a19
ram3 =>
     !a20 & a21 & !a22 & !a23 & ba15 & a16 & !a17 & !a18 & !a19
promsel =>
a20 & !a21 & !a22 & !a23 & !ba15 & !a16 & !a17 & !a18 & !a19
# !a20 & !a21 & !a22 & !a23 & !ba15 & !a16 & !a17 & !a18 & !a19 & shdw
8bus =>
  a20 & a21 & !a23
# !a21 & a22 & !a23
# !a20 & a21 & a22 & !a23
# !a20 & a21 & a22 & !a23
# !a20 & !a21 & !a22 & a23
iosel.oe =>
   1
ramsel.oe =>
    1
8bs.oe =>
    1
ram0.oe =>
    1
ram1.oe =>
    1
ram2.oe =>
   1
ram3.oe =>
    1
promsel.oe =>
     1
                                                                                                   TL/EE/10494-22
```

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

 Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

22	Ø	National Semiconductor Corporation 2900 Semiconductor Drive P.O. Box 58090	National Semiconductor GmbH Livry-Gargan-Str. 10 D-82256 Fürstenfeldbruck	National Semiconductor Japan Ltd. Sumitomo Chemical Engineering Center	National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd.	National Semiconductores Do Brazil Ltda. Rue Deputado Lacorda Franco 120-3A	National Semiconductor (Australia) Pty, Ltd. Building 16 Business Park Drive
				Engineering Center Bldg. 7F	Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon		

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.