# Signed Integer Arithmetic on the HPC™

This report describes the implementation of signed integer arithmetic operations on the HPC. HPC hardware support for unsigned arithmetic operation. In order to support signed integer arithmetic operations on the HPC, the user can represent negative numbers in two's complement form and perform the signed arithmetic operations explicitly through software.

The following signed integer arithmetic routines are implemented in the package:

### Multiplication:

16 by 16 yielding 16-bit result 32 by 32 yielding 32-bit result

.title

#### Division:

16 by 8 yielding 16-bit quotient and 16-bit remainder 32 by 16 yielding 16-bit quotient and 16-bit remainder 32 by 32 yielding 16-bit quotient and 16-bit remainder

SIMUSL

# Addition:

16 by 16 yielding 16-bit

National Semiconductor Application Note 603 Raj Gopalan July 1989



#### Subtraction:

16 by 16 yielding 16-bit

#### Comparison:

16 by 16 for greater to, less than or equal to.

### **REPRESENTATION OF NEGATIVE NUMBERS:**

For binary numbers, negative numbers are represented in two's complement form. In this system, a number is positive if the MSB is 0, negative if it is 1.

The decimal equivalent of two's complement number is computed the same as for an unsigned number, except that weight of the MSB is  $-2^{**n} - 1$  instead of  $+2^{**n} - 1$ . The range of representable numbers is  $-(2^{**n} - 1)$  through  $+(2^{**n} - 1 - 1)$ .

The two's complement of a binary number is obtained by complementing its individual bits and adding one to it. The advantage of representing a negative number in two's complement form is that addition and subtraction can be done directly using unsigned hardware. Signed Integer Arithmetic on the HPC

|                    | .sect                    | code,rom8,byte,rel |                              |
|--------------------|--------------------------|--------------------|------------------------------|
| ;Signed            | multiply (16 by          | 16)                |                              |
| ;                  | В                        | Multiplicand       |                              |
| ;                  | A                        | Multiplier         |                              |
| ;                  | Χ;Α                      | return             |                              |
| ;                  |                          |                    |                              |
|                    | <pre>.public signe</pre> | d_mult_16          |                              |
|                    | .local                   |                    |                              |
| signed_m           | ult_16:                  |                    |                              |
|                    | st                       | a,0.w              |                              |
|                    | mult                     | a,b                | ;do unsigned multiplication  |
|                    | SC                       |                    |                              |
|                    | ifbit                    | 7,(l).b            | ;if multiplier is negative   |
|                    | subc                     | x,b                |                              |
|                    | SC                       |                    |                              |
|                    | ifbit                    | 7,(B+1).b          | ;if multiplicand is negative |
|                    | subc                     | x,0.w              |                              |
| <pre>\$exit:</pre> |                          |                    |                              |
|                    | ret                      |                    |                              |

.endsect

# AN-603

© 1995 National Semiconductor Corporation TL/DD10395

HPC™ is a trademark of National Semiconductor Corporation.

RRD-B30M75/Printed in U. S. A.

## MULTIPLICATION

#### Method 1:

Signed multiplication can be achieved by taking care of the signs and magnitudes of the multiplicand and multiplier separately.

Perform the multiplication on the magnitudes alone.

The sign of the result can be set based on the signs of the multiplier and the multiplicand.

#### Method 2:

This method does not require finding the magnitude of the operands. Multiplication can be done using unsigned hardware on the two's complement numbers. The result will be signed based on the signs of the operands.

|                      | .title       | SIMULL                |
|----------------------|--------------|-----------------------|
|                      | .sect        | code,rom8,byte,rel    |
| ;Multiply<br>;32 bit | (Signed or U | nsigned are the same) |
| ;                    | K:A          | Multiplicand          |
| ;                    | -4:6[SP]     | Multiplier            |
| ;                    | K:A          | return                |
| ;                    |              |                       |
|                      | .public mult | iply_32               |
|                      | .local       |                       |
| multiply_            | 32:          |                       |
|                      | push         | x                     |
|                      | st           | a,0.w                 |
|                      | 1d           | a,k                   |
|                      | mult         | a,-8[sp].w            |
|                      | х            | a,0.w                 |
|                      | push         | а                     |
|                      | mult         | a-8[sp].w             |
|                      | add          | 0.w,a                 |
|                      | pop          | а                     |
|                      | mult         | a,-8[sp].w            |
|                      | add          | x,0.w                 |
|                      | 1d           | k,x                   |
|                      | pop          | x                     |
|                      | ret          |                       |

.endsect

The algorithm is as follows:

Step 1. Result = op1 \* op2

Step 2. If op1 < 0 then subtract op2 from upper half of the result.

Step 3. If op2 < 0 then subtract op1 from upper half of the result.

Now the Result will yield the correct value of the multiplication on two's complement numbers.

#### Method 3:

By sign extending the multiplier and multiplicand to the size of the result one can always obtain the correct result of signed multiplication using unsigned multiplication.

;(Argument now at -6:8[SP])

;Multiply hi reg\* lo stack

;hold, retrieve lo reg ;(argument now at -8:10[SP]) ;Multiply lo reg\* hi stack ;add into hi partial ;(Argument now at -6:8[SP]) ;Multiply lo reg\* lo stack ;add in hi partial ;Position ;Restore

#### DIVISION Similar to multiplication method 1, one can perform the division on the magnitudes of the dividend and divisor. The sign of the quotient can be set based on the signs of the dividend and the divisor. The sign of the remainder will be same as the dividend. .title SIDVSS .sect code,rom8,byte,rel ;Division & Remainder ;16,8 bit (signed only, unsigned uses inline code) Dividend А ; -4[SP] Divisor ; Α return ; ; .public signed\_divide\_8, signed\_remainder\_8 .public signed\_divide\_16, signed\_remainder\_16 .local signed\_divide\_8: jsr \$shared\_8 ;Uses shared routine ret signed\_remainder\_8: jsr \$shared\_8 ;Uses shared routine ld ;Return remainder a,k ret \$shared\_8: a,#0x7f ifgt or a,#0xff00 st a,k ;Get arguments lđ a,-6[sp].w ifgt a,#0x7f a,#0xff00 or jp \$shared : signed\_divide\_16: \$shared\_16 ;Uses shared routine jsr retsigned\_remainder\_16: ;Uses shared routine \$shared\_16 jsr ld :Return remainder a.k ret \$share\_16: ;Get arguments st a,k ld a,-6[sp].w \$shared ifeq a,#0 ret ;division by zero push х a,#0x7fff ifgt jp \$unknown\_negative ;unknown/negative х a,k ifgt a,#0x7fff ;negative/positive jp \$negative\_positive div ;Positive/positive is plus,plus a.k \$positive\_positive jp

| <pre>\$unknown_negative:</pre> |                                | ;Unknown/negative                 |  |  |
|--------------------------------|--------------------------------|-----------------------------------|--|--|
| comp                           | a                              | , <b>,,,</b>                      |  |  |
| inc                            | a                              |                                   |  |  |
| x                              | a,k                            |                                   |  |  |
| ifgt                           | a,#0x7fff                      |                                   |  |  |
| jp                             | <pre>\$negative_negative</pre> | ; negative/negative               |  |  |
| div                            | a,k                            | ;Positive/negative is minus,plus  |  |  |
| comp                           | a                              | · *                               |  |  |
| inc                            | a                              |                                   |  |  |
| <pre>\$positive_positive</pre> | :                              |                                   |  |  |
| 1d                             | k,x                            |                                   |  |  |
| jp                             | \$exit                         |                                   |  |  |
| <pre>\$negative_positive</pre> | :                              | ;Negative/positive is minus,minus |  |  |
| comp                           | a                              |                                   |  |  |
| inc                            | a                              |                                   |  |  |
| div                            | a,k                            |                                   |  |  |
| comp                           | a                              |                                   |  |  |
| inc                            | a                              |                                   |  |  |
| jp                             | <pre>\$negate_remainder</pre>  |                                   |  |  |
| <pre>\$negative_negative</pre> | :                              | ;Negative/negative is plus,minus  |  |  |
| comp                           | a                              | -                                 |  |  |
| inc                            | a                              |                                   |  |  |
| div                            | a,k                            |                                   |  |  |
| <pre>\$negate_remainder:</pre> |                                |                                   |  |  |
| x                              | a,x                            |                                   |  |  |
| comp                           | a                              |                                   |  |  |
| inc                            | a                              |                                   |  |  |
| st                             | a,k                            |                                   |  |  |
| ld                             | a,x                            |                                   |  |  |
| <pre>\$exit:</pre>             |                                |                                   |  |  |
| pop                            | x                              |                                   |  |  |
| ret                            |                                |                                   |  |  |
|                                |                                |                                   |  |  |
| .enasect                       |                                |                                   |  |  |
|                                |                                |                                   |  |  |
|                                |                                |                                   |  |  |
|                                |                                |                                   |  |  |
|                                |                                |                                   |  |  |
|                                |                                |                                   |  |  |
|                                |                                |                                   |  |  |
|                                |                                |                                   |  |  |
|                                |                                |                                   |  |  |
|                                |                                |                                   |  |  |
|                                |                                |                                   |  |  |
|                                |                                |                                   |  |  |
|                                |                                |                                   |  |  |
|                                |                                |                                   |  |  |
|                                |                                |                                   |  |  |
|                                |                                |                                   |  |  |
|                                |                                |                                   |  |  |
|                                |                                |                                   |  |  |
|                                |                                |                                   |  |  |
|                                |                                |                                   |  |  |
|                                |                                |                                   |  |  |
|                                |                                |                                   |  |  |
|                                |                                |                                   |  |  |
|                                |                                |                                   |  |  |
|                                |                                |                                   |  |  |
|                                |                                |                                   |  |  |
|                                |                                |                                   |  |  |
|                                |                                |                                   |  |  |
|                                |                                |                                   |  |  |
|                                |                                |                                   |  |  |
|                                |                                |                                   |  |  |
|                                |                                |                                   |  |  |
|                                |                                |                                   |  |  |
|                                |                                |                                   |  |  |
|                                |                                |                                   |  |  |

.title SIDVLS .sect code,rom8,byte,rel ;Division & Remainder ;Signed 32 by 16 divide X;A Dividend ; ĸ Divisor ; X,A return (remainder and quotient) ; ; .public signed\_div\_32 .local signed\_div\_32: sc ifeq k,#0 ;Divide by zero, set carry and return ret \$shared\_signed: 7,x+1.b ifbit jp \$negative\_dividend jsr \$process\_divisor ;Skipping return ret ;+/+=+,+ \$negate\_quotient: comp а inc а ret ;+/-= -,+ \$negative\_dividend; comp а a,#01 add х a,x comp а adc a,#0 х a,x jsr \$process\_divisor skipping return; jsr \$negate\_quotient ;-/+=-,-\$negate\_remainder: ;-/-=+,x a,x comp а inc а х a.x ret \$process\_divisor: ifbit 7,k+1.b jp \$negative\_divisor divd a,k ;?/+ ret \$negative\_divisor: х a,k comp а inc а a,k х divd ;?/a,k retsk .endsect

```
SUDVLL
          .title
          .sect
                        code,rom8,byte,rel
;Division & Remainder
;Signed 32 by 32 Divide
          K:A
                        Dividend
:
          -4:6[SP]
                        Divisor
:
          K:A
                        return
;Stack frame as built and used consists of
;top:
          0, initial subtrahend hi /dividend shifts into subtrahend
;
          0, initial subtrahend lo /becomes remainder
;
          k, dividend hi /dividend shifts into subtrahend, and
;
          a, dividend lo /quotient shifts into dividend
;
          b preserved
          x preserved
:
          return address
          sp-4-12, divisor hi
          sp-6-12, divisor lo
;Sign flag (0 = negative, 1 = positive, for test sense at exit)
;bit 0, divisor sign (1 = negative)
;bit 1, dividend sign (1 = positive)
; Inc of flag causes bit l = (bit \ l \ xor \ bit \ 0) by carry/nocarry out of bit 0
;so that two positives (010) or two negatives (001) indicate a positive
;quotient (Oll or OlO) in bit 1. Bit 1 always indicates sign if remainder.
;Operation is indicated by bit 3 of the flag, 1 = remainder.
;
          .public signed_divide_32, signed_remainder_32
          .public unsigned_divide_32, unsigned_remainder_32
          .local
signed_divide_32:
                        l.b,#0x02
          ٦ð
          jp
                        $shared_signed
signed_remainder_32:
                        1.b,#0x0a
          ld
$shared_signed:
          ifbit
                        7,k+1.b
                                                              ;Check dividend
          jsr
                         $negate
                                                              ;Negate dividend and note sign
          ifbit
                         7,-6+3[sp].b
                                                              ;Check divisor
                         $negate_divisor
          jp
          jmp
                        $shared
:
$negate_divisor:
                        a,-6[sp].w
                                                              ;Negate divisor and note sign
          х
          comp
                        а
          add
                        a,#1
          х
                         a,-6[sp].w
          х
                         a,-4[sp].w
          comp
                        а
          adc
                        a,#0
                        a,-4[sp].w
          х
          shit
                        0,1.b
                         $shared
          jp
:
unsigned_divide_32:
                        l.b,#0x02
          1 d
          jp
                         $shared
unsigned_remainder_32:
          ld
                        1.b,#0x0a
```

|         | push     | x  | ;Preserve registers               |
|---------|----------|--|-----------------------------------|
|         | push     | đ  |                                   |
|         | 1d       | b,sp   | ;Place dividend, becomes quotien  |
|         | push     | a  |                                   |
|         | push     | k  |                                   |
|         | 1d       | x,sp   | ;Set subtrahend, becomes remained |
|         | clr      | a  |                                   |
|         | push     | a  |                                   |
|         | push     | а  |                                   |
|         | ld       | k,#-18   | Access divisor argument           |
|         | add      | k.sp   | , 0                               |
|         | 1d       | a. [k].w   |                                   |
|         | 0 r      | a 2[k].w   |                                   |
|         | ifea     | a,~[] • "  |                                   |
|         | imn      | \$zero   | division by zero                  |
|         | Jmp      | $\varphi^{2} \overline{c}_{1} \overline{c}_{1} \overline{c}_{1}$ | Sot counton                       |
|         | Iu       | 0.0,#32  | ;Set counter                      |
| loop:   |          |  |                                   |
|         | 1d       | a,[b].w  | ;Shift Dividend:Quotient          |
|         | shl      | a  |                                   |
|         | xs       | a,[b+].w   |                                   |
|         | nop      |  |                                   |
|         | 1d 1     | a,[b].w  |                                   |
|         | rlc      | a  |                                   |
|         | xs       | a.[b-l.w   |                                   |
|         | non      |  |                                   |
|         | 100      | a [v] w  |                                   |
|         | nlo      | a,[ʌ]•w  |                                   |
|         | PIC      |  |                                   |
|         | x        | a,[x+].w   |                                   |
|         | Id       | a,[x].w  |                                   |
|         | rlc      | a  |                                   |
|         | х        | a,[x-].w   |                                   |
|         | ifc      |  |                                   |
|         | jp       | \$subtract   | ;Carry out - dividend divisor     |
|         | SC       |  | ;Check for dividend divisor       |
|         | 1d       | a,[ <b>x+</b> ].w  |                                   |
|         | subc     | a,[k].w  |                                   |
|         | 1d       | a,[x-].w   |                                   |
|         | subc     | a,2[k].w   |                                   |
|         | ifnc     |  |                                   |
|         | αí       | \$count  | :dividend divisor                 |
| subtrac | t.:      | #  | ,                                 |
| Jubulat | 14       | a [v] w  | ·Subtract out divisor (c is set)  |
|         | suba     | a, [A] • w   |                                   |
|         | 5400     |  |                                   |
|         | л<br>1.2 | a, [x+] • w  |                                   |
|         | 10       | a, [x] • w   |                                   |
|         | subc     | a,2[k].w   |                                   |
|         | x        | a,[x-].w   |                                   |
|         | sbit     | 0,[b].b  | ;Set quotient bit                 |
| count:  |          |  |                                   |
|         | decsz    | 0.b  | ;Count 32 shifts                  |
|         | jmp      | \$loop   |                                   |
| zero:   |          |  |                                   |
|         | αοα      | k  | :Get Remainder and/or Quotient    |
|         | non      | а  | and clear working off stack       |
|         | non      | x  | ,                                 |
|         | non      | h  |                                   |
|         | jfhit    | 3 1.b  |                                   |
|         | 11016    | 0,1.0<br>©   | want nomeinden bere it            |
|         | JP       | φσ <u>λ</u> ι<br>ο b   | Want Guatiant                     |
|         | Ta       |  | ;want quotient                    |
|         | Ta       | K,X  | <b></b>                           |
|         | inc      | 1.b  | ;Divisor's sign Xors Dividend's   |
|         |          |  |                                   |
|         |          |  |                                   |
|         |          |  |                                   |

| <pre>\$exit:</pre> |           |                  |                          |
|--------------------|-----------|------------------|--------------------------|
|                    | pop       | b                | ;Restore registers       |
|                    | ifbit     | 1,1.b            |                          |
| \$negate.          | ret       |                  | ;positive result         |
| φnegate.           | comp      | a                | ;Negate K:A              |
|                    | add       | a,#l             |                          |
|                    | comp      | а, <u>к</u><br>а |                          |
|                    | adc       | a,#0             |                          |
|                    | x<br>rhit | a,k<br>l.l.b     | Note sign (for entrance) |
|                    | ret       | _,,              |                          |
|                    |           |                  |                          |
|                    | .endsect  |                  |                          |
|                    |           |                  |                          |
|                    |           |                  |                          |
|                    |           |                  |                          |
|                    |           |                  |                          |
|                    |           |                  |                          |
|                    |           |                  |                          |
|                    |           |                  |                          |
|                    |           |                  |                          |
|                    |           |                  |                          |
|                    |           |                  |                          |
|                    |           |                  |                          |
|                    |           |                  |                          |
|                    |           |                  |                          |
|                    |           |                  |                          |
|                    |           |                  |                          |
|                    |           |                  |                          |
|                    |           |                  |                          |
|                    |           |                  |                          |
|                    |           |                  |                          |
|                    |           |                  |                          |
|                    |           |                  |                          |
|                    |           |                  |                          |
|                    |           |                  |                          |
|                    |           |                  |                          |
|                    |           |                  |                          |
|                    |           |                  |                          |
|                    |           |                  |                          |
|                    |           |                  |                          |
|                    |           |                  |                          |
|                    |           |                  |                          |
|                    |           |                  |                          |
|                    |           |                  |                          |
|                    |           |                  |                          |
|                    |           |                  |                          |

# ADDITION

;

В

0perand2

Two's complement numbers can be added by ordinary binary addition, ignoring any carries beyond the MSB. The result will always be the correct sum as long as the result doesn't exceed the range. If the result is the same as for the subtrahend, then overflow has occurred. .title SIADD .sect code,rom8,byte,rel ;Signed add (16 by 16) ; A Operandl

```
;
                        Return
         Carry
          .public sign_add
          .local
sign_add:
         1 d
                       0.b,#00
         ifbit 7,(A+1).b
         inc
                      0.b
         ifbit 7,(B+1).b
         inc
                       0.b
          ;if bit 0 of 0.b = 1 then opl and op2 have different sign
          ; if bit 0 of 0.b = 0 then opl and op2 sign are same
          ;then if bit 1 of 0.b = 0 both operands are positive
          ;else both operands are negative.
                                                             ;Perform unsigned addition
         add
                        a,b
         rc
         ifbit 0,0.b
                                                             ;both operands are different sign
         ret
          ifbit 1.0.b
                                                             ;both opl and op2 are negative
         jp $negatives
$positives:
                                                             ;both opl and op2 are positive
         ifbit 7,(A+1).b
                                                             ; if result sign is negative then
                                                             set overflow bit
         sc
                                                             ;overflow
         ret
$negatives:
         ifbit 7,(A+1).b
                                                             ; if sign bit of result is
                                                             negative, then no overflow
         ret
                                                             ;overflow
          sc
$exit:
          ret
          .endsect
```

```
SUBTRACTION
Subtraction can be achieved by negating the subtrahend and perform the addition operation.
Overflow can be detected as mentioned before by checking the signs of minuhend and the negation of the subtrahend and that
of the sum.
                         SISUB
           .title
                         code,rom8,byte,rel
           .sect
;Signed subtract (16 by 16)
;
          В
                         Operandl
          A
                         Operand2
;
                         Return
          Carry,A
:
          .public sign_sub
           .local
sign_sub:
          lđ
                         0.b,#00
                                                                ;initialize sign flags
          ifbit
                         7,(B+1).b
          inc 0.b
$negate_A:
          comp A
          inc A
$ngative_comp_A:
          ifbit 7,(A+1).b
          inc
                         0.b
          ; if bit 0 of 0.b = 1 then opl and op2 have different sign
          ; if bit 0 of 0.b = 0 then opl and op2 sign are same
           ; then if bit 1 of 0.b = 0 both operands are positive
          ;else both operands are negative.
          add A,B
                                                                ;Perform unsigned addition
          rc
          ifbit 0,0.b
                                                                ;both operands are different sign
          ret
          ifbit 1,0.b
                                                                ;both opl and op2 are negative
          jp $negatives
$positives:
                                                                ;both opl and op2 are positive
                                                                ; if result sign is negative then
          if bit 7, (A+1).b
                                                                set overflow bit
          sc
                                                                ;bit 0 of byte 0.b is set to
                                                                 indicate overflow
          ret
$negatives:
          ifbit 7, (A+1).b
                                                                ; if sign bit of result is
                                                                negative, then no overflow
          ret
          sc
                                                                ;sign bit of result is positive,
                                                                hence overflow.
$exit:ret
          .endsect
```

```
.title
                          NSISUB
           .sect
                          code,rom8,byte,rel
;Signed sub (16 by 16)
          A
B
                          Operandl
;
                          0perand2
;
                          Return
           Carry
;
           .public sign_sub
           .local
sign_sub:
           ld
                          0.b,#00
           ifbit 7,(A+1).b
           inc
                         0.b
           ifbit 7,(B+1).b
           inc
                          0.b
           ; if bit 0 of 0.b = 1 then opl and op2 have different sign
           ; if bit 0 of 0.b = 0 then opl and op2 sign are same
; then if bit 1 of 0.b = 0 both operands are positive
           ;else both operands are negative.
           sc
           subc
                          a,b
                                                                  ;Perform unsigned addition
           rc
           ifbit 0,0.b
                                                                  ;both operands are different sign
                          $chkovf
           jp
           ret
                                                                  ;both operands are same sign,
                                                                   can't produce overflow
$chkovf:
           ifbit
                          7,(B+1).b
                          $negminu
           jp
$posminu:
           ifbit
                          7,(A+1).b
           sc
           ret
$negminu:
           ifbit
                          7,(A+1).b
           sc
           ret
           .endsect
```

# COMPARISON

To do signed comparison on n bit two's complement numbers first add  $2^{**}(n - 1)$  to the numbers. This will basically shift the numbers from  $-(2^{**}n - 1)$  to  $+(2^{**}n - 1 - 1)$  range to 0 to  $2^{**}n - 1$ . Now comparison operations on the numbers will produce the correct result. .title SICMP

; ; ; ; si \$1 \$g

**AN-603** 

|   | .sect  | code,rom   | 8,byte,rel  |  |  |   |
|---|--|--|---|--|--|---|
| ;Signed   | compare (16  | ; by 16)   |   |  |  |   |
| ;<br>;<br>;<br>;<br>;   | A<br>B<br>O.b  | Operandl<br>Operand2<br>Return=0<br>0<br>0   | 0<br>2<br>1   | if<br>if<br>if   | " a = b<br>" a > b<br>" a < b  |   |
| signed_(  | nush   | a  |   |  |  |   |
|   | push   | b  |   |  |  |   |
|   | add<br>add   | a,#08000<br>b,#08000   |   |  |  |   |
|   | ifgt   | a,b  |   |  |  |   |
|   | jp   | \$great  |   |  |  |   |
|   | ifeq   | a,b  |   |  |  |   |
|   | jp   | \$equ  |   |  |  |   |
| \$less:   |  |  |   |  |  |   |
|   | Id   | 0.b,#01<br>b   |   |  |  |   |
|   | pop  | b  |   |  |  |   |
|   | ret  | a  |   |  |  |   |
| \$great:  |  |  |   |  |  |   |
|   | ld   | 0.b,#02  |   |  |  |   |
|   | pop  | b  |   |  |  |   |
|   | pop  | a  |   |  |  |   |
| \$eau:  | 1.60   |  |   |  |  |   |
| *- 1  | ld   | 0.b,#00  |   |  |  |   |
|   | pop  | b  |   |  |  |   |
|   | pop  | a  |   |  |  |   |
|   | ret  |  |   |  |  |   |
|   | .endsect   |  |   |  |  |   |
| LIFE SUPPORT POLICY   |  |  |   |  |  |   |
| NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT<br>DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL<br>SEMICONDUCTOR CORPORATION. As used herein: |  |  |   |  |  |   |
| 1. Life s<br>systen<br>into th<br>failure<br>with ir<br>be rea<br>to the  | support device<br>ns which, (a) is<br>to perform, w<br>istructions for<br>isonably expec<br>user.                                  | es or systems are intended for<br>support or sustain<br>hen properly use<br>use provided in t<br>ted to result in a                                      | are devices or<br>surgical implant<br>life, and whose<br>d in accordance<br>he labeling, can<br>significant injury  | <ol> <li>A critical comp<br/>support device o<br/>be reasonably ex<br/>support device o<br/>effectiveness.</li> </ol>  | onent is any compo<br>rsystem whose failure<br>cpected to cause the t<br>or system, or to affe   | onent of a life<br>to perform can<br>ailure of the life<br>ct its safety or   |
| Natii<br>Corp<br>2900<br>P.O.<br>Sant<br>Tel:<br>TWX  | Data Semiconductor<br>oration<br>Semiconductor Drive<br>Box 58090<br>a Clara, CA 95052-8090<br>1(800) 272-9959<br>: (910) 339-9240 | National Semiconductor<br>GmbH<br>Livry-Gargan-Str. 10<br>D-82256 Fürstenfeldbruck<br>Germany<br>Tel: (81-41) 35-0<br>Telex: 527649<br>Fax: (81-41) 35-1 | National Semiconductor<br>Japan Ltd.<br>Sumitomo Chemical<br>Engineering Center<br>Bidg. 7F<br>1-7-1, Nakase, Mihama-Ku<br>Chiba-City,<br>Ciba Prefecture 261<br>Tel: (043) 299-2300<br>Fax: (043) 299-2500 | National Semiconductor<br>Hong Kong Ltd.<br>13th Floor, Straight Block,<br>Ocean Centre, 5 Canton Rd.<br>Tsimshatsiu, Kowloon<br>Hong Kong<br>Tel: (852) 2737-1600<br>Fax: (852) 2736-9960 | National Semiconductores<br>Do Brazil Ltda.<br>Rue Deputado Lacorda Franco<br>120-3A<br>Sao Paulo-SP<br>Brazil 05418-000<br>Tel: (55-11) 212-5066<br>Telex: 391-1131931 NSBR BR<br>Fax: (55-11) 212-1181 | National Semiconducto<br>(Australia) Pty, Ltd.<br>Building 16<br>Business Park Drive<br>Monash Business Park<br>Nottinghill, Melbourne<br>Victoria 3168 Australia<br>Tei: (3) 558-9999<br>Fax: (3) 558-9998 |

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.