Interfacing the NS32CG821 to the NS32CG16

INTRODUCTION

This application note explains how to interface the NS32CG821 to the NS32CG16 microprocessor. It is assumed that the reader is familiar with the NS32CG16 access cycles and operation of the NS32CG821.

DESIGN DESCRIPTION

This design is a simple circuit to interface the NS32CG821 to the NS32CG16 and up to 8 Mbytes of DRAM. An access cycle begins when the NS32CG16 asserts the $\overline{\text{ADS}}$ signal and places a valid address on the bus. The $\overline{\text{ADS}}$ places a pair of 74F373 fall-through latches in fall-through mode and on the negating edge of ADS latches the address to guarantee that the address is valid throughout the entire access. The ADS signal is inverted to produce the signal ALE to the NS32CG821. On the next rising clock edge, after the ALE signal is asserted, the NS32CG821 will assert RAS. After guaranteeing the row address hold time, t_{BAH}, the NS32CG821 will place the column address on the DRAM address bus, guarantee the column address setup time and assert CAS. During read cycles, the DRAM will place valid data on the bus after the DRAM, t_{CAC}, timing has been met. During write cycles, CAS will be delayed until after T3re, to ensure that the CPU's write data is valid before CAS is asserted.


National Semiconductor Application Note 576 Chris Koehle Rich Levin May 1989




The N32CG821 will also take complete care of the DRAM's refresh needs. There is an internal 15 microsecond timer, and a refresh address counter. Refresh access arbitration will be controlled by an internal state machine. It will allow current cycles to complete before starting the refresh cycle. If a refresh cycle is in progress the NS32CG16 will be held off completing the access by asserting the CWAIT signal to the NS32CG16.

During programming of the chip, it is recommended that the user gate $\overline{\text{ML}}$ (Mode Load) and ($\overline{\text{TSO}}$) (Timing State Output) for the connection onto the $\overline{\text{ML}}$ pin of the NS32CG821. This is to ensure that the chip will be programmed while a valid access address is present.


Timing parameters are referenced to the numbers shown in the NS32CG821 data sheet, and are included in each equation in *italics* to indicate the target specifications that need to be satisfied. Times that begin with a "\$" refer to the NS32CG821 data sheet unless otherwise stated times use "NS32CG821-20" part's parameters with heavy loading; these times are generally worse than the "NS32CG821-25" part. Times that begin with a "#" refer to the NS32CG821-26 data sheet. Equations are provided so that the user can calculate timing based on their frequency and application.






Interfacing the NS32CG821 to the NS32CG16

AN-57






DRAM SPECIFIC TIMING WHEN USING THE NS32CG16 @ 15 MHz

The input DELCLK controls the internal delay line and should be a multiple of 2 MHz. Since DELCLK is 15 MHz (when directly connected to CTTL) and is not a multiple of 2 MHz, t_{RAH} and t_{ASC} will vary from the programmed times according to the equations listed below.


In addition, please note the following pertaining to the timing equations:

- 1. Times for $t_{\rm RAH}$ and $t_{\rm ASC}$ at light loads are specified 2 ns longer than for normal-heavy loads. (See data sheet specifications.)
- 2. Light load is defined as 4 banks of four x 4 DRAMs
- When using normal-heavy loads at 15 MHz a DELCLK divisor of 8 is used and when using light loads at 15 MHz a DELCLK divisor of 7 is used.




PARAMETER ADJUSTMENTS FOR 15 MHz DELCLK DUE TO CHANGED t_{RAH} and t_{ASC}


\$308act	CLK High to $\overline{CAS} = Da$ (Actual t _{RAH} - Spec t _f Spec t _{ASC}) = 79 ns + (17 ns - 7)	
	-	NS32CG821-25 Part
	= 89 ns + (17 ns -	15 ns) + (1 ns - 0 ns)
	= 92 ns @ 15 MHz Heavy Load	NS32CG821-20 Part
	= 72 ns + (15 ns -	17 ns) + (1 ns - 2 ns)
	= 69 ns @ 15 MHz Light Load	NS32CG821-25 Part
	= 81 ns + (15 ns -	17 ns) + (1 ns - 2 ns)
	= 78 ns @ 15 MHz Light Load	NS32CG821-20 Part



Bit	Value	Description
R1, R0	1, 0	\overline{RAS} Low during Refresh = 2T RAS Precharge Time = 2T
R3, R2	0, 0 1, 1	No Wait States during Non-Delayed Access One Wait State during Non-Delayed Access
R5, R4	0, 0	No Wait States during Burst
R6	User Defined	Add Wait States with WAITIN
R9	User Defined	Staggered or all RAS Refresh
C0, C1, C2	**	Divisor for DELCLK
C3	***	Time between Refreshes
C6, C5, C4	User Defined	Depends on User's DRAM Configurations
C7	1	Choose $t_{ASC} = 0$ ns
C8	1	Choose $t_{RAH} = 15 \text{ ns}$
C9	1	Delay CAS for Write Accesses
B0	1	Address Latches are Fall Through
* ECASO, B1, and R7 mus *Choose C2, C1, C0 = 1, 0, 1 for NS32CG16 @ 0, 1, 0 for NS32CG16 @ 0, 1, 1 for NS32CG16 @	10 MHz 15 MHz, w/Heavy Load	be programmed high for operation of chip.
, ,	15 MHz, w/Light Load MHz	

0 for NS32CG16 @ 15 MHz Light Load





Interfacing the NS32CG821 to the NS32CG16

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

National Semiconductor

Japan Ltd. Tel: 81-043-299-2309 Fax: 81-043-299-2408

National Semiconductor

National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960

National Semiconductor	National Semiconductor
Corporation	Europe
1111 West Bardin Road	Fax: (+49) 0-180-530 85 86
Arlington, TX 76017	Email: cnjwge@tevm2.nsc.cor
Tel: 1(800) 272-9959	Deutsch Tel: (+49) 0-180-530 85 85
Fax: 1(800) 737-7018	English Tel: (+49) 0-180-532 78 32
. ,	Français Tel: (+49) 0-180-532 93 58
	Italiano Tel: (+49) 0-180-534 16 80

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

AN-576