I²C-Bus—Interface with HPC

National Semiconductor Application Note 561 Hubert Utz November 1989



²C-Bus—Interface with HPC

INTRODUCTION

There are many applications in which microcontrollers are used as a central processor. These systems are designed with the following aspects:

- reduce and minimize system costs
- provide system flexibility
- simple connections to other peripheral devices (no high speed requirements)
- A serial bus structure fulfills the above subjects.

The National Semiconductor microcontroller family provides the MICROWIRE/PLUS™ interface as a synchronous serial line to communicate with peripherals.

Another important serial bus is the I²C-Bus (Inter IC-Bus) which was developed by Valvo/Philips. It is mainly used in the customer area. This article describes a simple I²C-Bus interface with National's microcontroller family HPC 16xxx and two different software routines to work the interface:

- a. Softwarepolling
- b. Using the MICROWIRE™ shift register

THE I²C-Bus

The I²C-Bus is a bidirectional two line serial communication bus. The two wires, SDA (serial data) and SCL (serial clock) carry information between the different devices connected to the bus.

The devices can operate either as a receiver or a transmitter, depending on their functions.

The I²C-Bus also supports multimaster mode. Each device has its own 7-bit address.

This address consists commonly of a fixed hardwired part (4 Bits chip intern) and a variable address part (3 Pins of the device).

The I ² C-Bus is based on	the following definitions:
-TRANSMITTER:	the device which sends the data to the serial data line
-RECEIVER:	the device which receives the data from the serial data line
—MASTER:	the device which starts a trans- fer, supplies the clock signals and terminates a current transfer cycle
—SLAVE:	the device which is addressed by the master
	more than one device can get the master to control the serial data bus and the serial clock bus
—ARBITRATION:	if more than one device simulta- neously tries to control the bus, a simple arbitration procedure takes place, so that only one de- vice can get the master
-SYNCHRONIZATION:	procedure to synchronize the clock signals of two or more de- vices (slow slaves)

The maximum transmission rate is 100 kbit/s.

The maximum number of devices connected to the bus is limited by the maximum bus capacitance of 400 pF (typical device capacitance 10 pF).

Start-and Stop Conditions

The bus is not busy if both data- and clock lines remain HIGH because there are only two lines available, the startand stop conditions have special timing definitions between these two lines:

---start conditions: HIGH-to-LOW transition of the data line, while the clock line is in a HIGH state.

---stop conditions: LOW-to-HIGH transition of the data line, while the clock line is in a HIGH state.



© 1995 National Semiconductor Corporation TL/DD10080

RRD-B30M105/Printed in U. S. A.



The master always generates the start and stop conditions. After the start condition the bus is in the busy state. The bus becomes free after the stop condition.

DATA BIT TRANSFER

After a start condition 'S' one databit is transferred during each clock pulse. The data must be stable during the HIGHperiod of the clock. The data line can only change when the clock line is at a LOW level.

Normally each data transfer is done with 8 data bits and 1 acknowledge bit (byte format with acknowledge).

ACKNOWLEDGE

Each data transfer needs to be acknowledged. The master generates the acknowledge clock pulse. The transmitter releases the data line (SDA = HIGH) during the acknowledge clock pulse. If there was no error detected, the receiver will pull down the SDA-line during the HIGH period of the acknowledge clock pulse.

If a slave receiver is not able to acknowledge, the slave will keep the SDA line HIGH and the master can then generate a STOP condition to abort the transfer.

If a master receiver keeps the SDA line HIGH, during the acknowledge clock pulse the master signals the end of data transmission and the slave transmitter release the data line to allow the master to generate a STOP- condition.

ARBITRATION

Only in multi master systems.

If more than one device could be master and more than one wants to access the bus, an arbitration procedure takes place: if a master transmits a HIGH level and another master transmits a LOW level the master with the LOW level will get the bus and the other master will release the bus and the clockline immediately and switches to the slave receiver mode. This arbitration could carry on through many bits (address bits and data bits are used for arbitration).

FORMATS

There are three data transfer formats supported:

- master transmitter writes to slave receiver; no direction change
- master reads immediate after sending the address byte
- combined format with multiple read or write transfers (see . . .)



TIMING

The master can generate a maximum clock frequency of 100 kHz. The minimum LOW period is defined with 4.17 $\mu s,$ the minimum HIGH period width is 4 $\mu s,$ the maximum rise

time on SDA and SCL is 1 μs and the maximum fall time on SDA and SCL is 300 ns.

Figure 4 shows the detailed timing requirements.

Parameter	Min	Max	Units
SCL Clock Frequency	0	100	kHz
Time the Bus Must Be Free before a New Transmission Can Start	4.7		μs
Hold Time Start Condition. After This Period the First Clock Pulse Is Generated	4.0		μs
The LOW Period of the Clock	4.7		μs
Setup Time for Start Condition (Only Relevant for a Repeated Start Condition)	4.7		μs
Hold Time DATA for CBUS Compatible Masters (See Also NOTE, Section 8.1.3.) for I ² C Device	5 0*		μs μs
Setup Time Data	250		ns
Rise Time of Both SDA and SCL Lines		1	μs
Fall Time of Both SDA and SCL Lines		300	ns
Setup Time for Stop Condition	4.7		μs
	Parameter SCL Clock Frequency Time the Bus Must Be Free before a New Transmission Can Start Hold Time Start Condition. After This Period the First Clock Pulse Is Generated The LOW Period of the Clock Setup Time for Start Condition (Only Relevant for a Repeated Start Condition) Hold Time DATA for CBUS Compatible Masters (See Also NOTE, Section 8.1.3.) for I ² C Device Setup Time Data Rise Time of Both SDA and SCL Lines Fall Time of Stop Condition	ParameterMinSCL Clock Frequency0Time the Bus Must Be Free before a New Transmission Can Start4.7Hold Time Start Condition. After This Period the First Clock Pulse Is Generated4.0The LOW Period of the Clock4.7Setup Time for Start Condition (Only Relevant for a Repeated Start Condition)4.7Hold Time DATA for CBUS Compatible Masters (See Also NOTE, Section 8.1.3.) for I²C Device0*Setup Time of Both SDA and SCL Lines5Fall Time of Both SDA and SCL Lines4.7	ParameterMinMaxSCL Clock Frequency0100Time the Bus Must Be Free before a New Transmission Can Start4.7Hold Time Start Condition. After This Period the First Clock Pulse Is Generated4.0The LOW Period of the Clock4.7Setup Time for Start Condition (Only Relevant for a Repeated Start Condition)4.7Hold Time DATA for CBUS Compatible Masters (See Also NOTE, Section 8.1.3.) for I2C Device0*Setup Time of Both SDA and SCL Lines1Fall Time of Both SDA and SCL Lines300Setup Time for Stop Condition4.7

All values referred to V_{IH Min} = 3.0V and V_{IL Min} = 1.5V levels at 5V supply voltage

*Note that a transmitter must internally provide at least a hold time to bridge the undefined region (max. 300 ns) of the falling edge of SCL.

FIGURE 4. I²C-Bus Timing Requirements

 —Two Wire Serial Bus with *Data line *Clock line —Features: *Multimaster Bus (Master/Slave) *Busarbitration *Transfer rate up to 100 kbits/s *Bytetransfers *Protocols with 	Four I/O lines of the HPC are used to connect a HPC-MOLE or a HPC-Designer Kit to the I ² C-board: SO, SI, PO, and SK. SO drives the data bus line; SDA and PO drive the clock bus line SCL. The data on the SDA line is monitored by the input SI and the I ² C-bus clock is available at input SK. SI, SO and SK are μ Wire interface lines. PO is used as a continuous timer output during the transfer. All rise and fall times meet the I ² C-bus specification. The highest I ² C-clock frequency you can get with a 17 MHz HPC oscillator/4 Waitstates is ca. 20 kHz.
—Data	I ² C-Bus Software HPC
—Ackn. (Each Byte)	*Master only Mode
-Stop Condition	*Tested I ² C-Clock Frequency 16 kHz-20 kHz
*Read, Write, Multiple R/W	*3 Possible Formats Supported
FIGURE 5. I ² C-Bus Features	—Read
The I ² C test hardware uses the following components:	
2 x PC F 8570: 256 x 8-Bit RAM	*Two Brogrom Vorciono
RAM 1: Address: 1010000X	—Programmed I/O
RAM 2: Address: 1010010X	—Interrupt Driven I/O
2 x PC F 8582: 256 x 8 Bit EEPROM	*Demo Loop:
EEPROM 1: Address: 1010001X	-Write Output
EEPROM 2: Address: 1010011X	—RAM test
2 x PC F 8574: Remote 8-Bit I/O Expander	-Read Input
I/O 1: Address: 0100000X Used as 8-Bit LED Out-	Set Output = Input
I/O 2: Address: 0100001X Used as 8-Bit Input Port	*IRQ Driven Program Uses μWire Shift
1 x HCT04: Inverter	register
1 x L S05: Inverter Open Collector	*Message Field:
8 x LEDe: Connected Via Pull Un Besistors to	
Output Pins of PCF 8574	acunt Address Managapainter
2 x Rp: Pull Up Resistors for Clock Line	Address messugeboliter
and Data Line	Slaveaddress
8 Switches: Connected Via Pull Up Resistors to	Number of Msgbytes Pointer to Message
1 y Din Crid Sacket: Sacket for MOLETM Connection	
1 x Partor Connector: 5V Power Supply	Figure 7. Software Features



** INTER-IC-BUS (I2C-BUS) WITH HPC : APPL.NOTE ;* 12.10.87 ;* 20.10.87 ΗŪ HU .INCLD HPC16083.MAP ; MEMORY MAP FOR HPC16083 ;DEFINITIONS CLK = 32;CLOCK LOW/HIGH TIME = 33us .MACRO SAVE_AB ;SAVE A-REG ;SAVE B-REG PUSH A B PUSH .ENDM .MACRO SAVE ABX SAVE_AB PUSH ;SAVE REGS A,B ;SAVE X-REG X .ENDM .MACRO RESTORE AB ;RESTORE B-REG ;RESTORE A_REG POP В POP А .ENDM .MACRO RESTORE ABX ;RESTORE X-REG ;RESTORE REGS B,A POP Х RESTORE_AB .ENDM ;DEFINE BASEPAGE SECTION .SECT B1,BASE ;WORDBUFFER FOR I2C-TABLE ;WORDBUFFER FOR I2C-TABLE ;POINTER TO THE NEXT TABLEENTRY ;STATUSBYTE ;DUMMY BYTE ;8-BIT VALUE WRITE TO PORTO ;8-BIT VALUE READ FROM PORT1 ;RAM WRITE BUFFER ;RAM READ BUFFER WBUF1: .DSW 1 1 1 1 1 1 1 10 10 WBUF2: INDEX: .DSW .DSW STATUS: .DSB DUMMY: .DSB WPORT: .DSB RPORT: .DSB WRBUFF: .DSB RDBUFF: .DSB .ENDSECT .SECT I2C, ROM16 TL/DD/10080-9

7

;* INIT : THIS SUBROUTINE INITIALIZES TIMER T4, TIMER T5
;* AND THE uWIRE-INTERFACE TO OPERATE AS I2C-BUS ;* SAVE_ABX LD X, #PWMODE LD B, #PORTP LD A, #0C ST A, [X].B ;SAVE REGS A,B,X ;ADDR. PWMODE-REG -> X ;ADDR. PORTP-REG -> B ;VALUE TO STOP TIMER ;STOP T4, NO IRQ, ACK TIP-FLAG INIT: A, [X].B A, #01 A, [B].B 3, [B].B T4.W, #CLK-1 R4.W, #CLK-1 ;MAKE SHURE TIP-FLAGS ARE CLEARED ST ;DISABLE TOGGLE AND SET OUTPUT HIGH ;ON PINS PO AND P1 ;TOGGLE ON AT P0 LD ST SBIT ;LOAD T4 (33us) ;LOAD R4 (33us) ;DATALINE OUTPUT = HIGH ;B5 = OUTPUT LD LD SBIT 5, PORTB.B SBIT 5,DIRB.B RBIT 5,BFUN.B ;NO ALTERNATE FUNCTION SELECTED 6,DIRB.B 6,BFUN.B RBIT ;B6 = INPUTRBIT RESTORE REGS X, B, A RESTORE_ABX RET RWI2C: PUSH Κ ;SAVE REG K SAVE_ABX ;SAVE-REGISTER ;ADDRESS OF PORTB -> REG B LD B, #PORTB ;RESET STATUSBYTE ;BUS FREE ? RWRST: ΤD STATUS.B,#0 JSR TSTBUS IFC JP ; IF ERROR -> EXIT ;GET 2 BYTES OF TABLE ;SAVE TABLE CONTENTS ;TEST RECEIVE/TRANSMIT BIT ;BIT = 1 -> RECEIVE ;STATUS = TRANSMIT ;CONTINUE AT RW01 ;STATUS = RECEIVE ;STATUS = FIRST BYTE ;GET NEXT 2 BYTES OF TABLE ;SAVE TABLE CONTENTS RWERR A, [X+].W A, WBUF1.W O, A RWRECV LD ST IFBIT JP RBIT 0,STATUS.B RW01 0,STATUS.B 1,STATUS.B JP SBIT RWRECV: RW01: SBIT LD ST A, [X+].W A, WBUF2.W A,X A,INDEX.W ΤD ST ;SAVE INDEX LD IFEQ A,[X].W A,#0 ;GET NEXT WORD OF TABLE ;ANY MORE TO TRANSFER JP RW02 ;NO, EXIT SBIT 3,STATUS.B 7,STATUS.B ;STATUS = MULTISTART ;STATUS = BUSY RW02: SBIT TL/DD/10080-10

	RC		;CLR CARRY = NO ERROR	
	JSR IFC	STRTCD	;STARTCONDITION	
	JP LD	STPERR X,WBUF2.W	X = BUFFERINDEX	
	LD	A,WBUF1.W	;A.B = ADDRESS	
	IFC	IRANSE	, TRANSMITT I.BITE - ADDRESS	
	JP DECSZ	STPERR WBUF1+1.B	;DECREMENT BYTECOUNT	
	NOP	O STATUS B	;DUMMY FOR DECSZ •STATUS = RECEIVE 2	
	JP	RCVE	; YES -> RCVE	
TRM1T:	LD DECSZ	A,[X+].B WBUF1+1.B	;GET NEXT BYTE ;DECREMENT BYTECOUNT	
	JP SBIT	TRM1 2. STATUS B	;BYTECOUNT <> 0 .FLAG LAST BYTE	
TRM1:	JSR	TRANSF	; SEND BYTE	
	JP JP	STPERR	;TEST ERROR ;ERROR DETECTED	
	IFBIT JP	2,STATUS.B TRM2	;LAST BYTE ? :YES	
mp)//	JP	TRMIT	;NO -> TRANSFER AGAIN	
TRMZ:	JP	TRM3	;YES	
TRM3:	JP SBIT	TRM6 5,[B].B	;NO -> STOPCONDITION ;DATALINE = HIGH	
TRM4:	IFBIT	6, [B].B	;WAIT UNTIL CLOCKLINE = HIGH	
	JP	TRM4	CLOCK = LOW	
TRM5:	SBIT LD	2,PWMODE.B T4.W,#2*CLK-1	;STOP TIMER 4 ;SET START TIME	
	LD	X, INDEX.W RWRST	GET NEXT TABLEENTRY	
TDMC .	тр.	DWEND	, and old them officer officer	
RCVE:	DECSZ	WBUF1+1.B	;DECREMENT BYTECOUNT	
	JP SBIT	RCV1 2,STATUS.B	;BYTECOUNT <> 0 ;FLAG LAST BYTE	
RCV1:	JSR ST	RECEIV	;GET 1 BYTE	
	INC	X X	X += 1	
	JP JP	STPERR	;ERROR ? ;YES -> STOPCONDITION	
	IFBIT JP	2,STATUS.B TRM2	;LAST BYTE FLAGGED ? ;YES, CHECK MULTISTART	
DWEND.	JP	RCVE	GET NEXT BYTE	
STPERR:	JSR	STOPCD	;STOPCONDITION	
RWERR:	RESTORE	ABX	;RESTORE REGISTER	
	POP RET	K	;RESTORE REG K	
				TL/DD/10080-11

STRTCD:	IFBIT	5,PORTI.B	;TEST DATALINE	
STRTER:	JP SC	STRT01	;IF HIGH -> CONTINUE ;ELSE ERROR	
STRT01:	RET IFBIT JP	6,[B].B STRT02	;TEST CLOCKLINE :IF HIGH -> CONTINUE	
STRT02:	JP RBIT	STRTER 5, [B].B	;ELSE ERROR ;DATALINE = LOW	
STRT03:	AND IFBIT	PWMODE.B,#0FB 6,[B].B	; START TIMER 4 ; WAIT UNTIL CLOCK = LOW	
	JP RC	STRT03	;SIGNAL NO ERROR	
TRANSF:	IFBIT	7,A	TEST FOR THE NEXT DATA	
	JP RBIT JD	TRNF1 5,[B].B	;PUT DATALINE HIGH ;PUT DATALINE LOW	
IRNF1: IRNF2:	SBIT SWAP	5, [B].B A	;PUT DATALINE HIGH	
	SWAP LD	A K,#8	;EXCHANGE LOWER/HIGHER BYTE ;SET LOOP COUNT	
TRF1:	JP SHL	A TRF2 A	;JUMP INTO THE LOOP ;SHIFT MSB -> CARRY	
	IFC SBIT	5,[B].B	;DATALINE = HIGH	
TRF2:	RBIT	5,[B].B 6,[B].B	;DATALINE = LOW ;WAIT UNTIL CLOCK HIGH	
	JP JP	TRF3 TRF2	; CLOCK = HIGH ; CLOCK = LOW	
TRF3:	IFBIT JP	6,[B].B TRF3	;WAIT UNTIL CLOCK = LOW ;CLOCK = HIGH	
	DECSZ JP	K TRF1	; DECREMENT LOOP COUNT ; NEXT BIT	
	JSR RET	GETACK	;LOOK FOR ACKNOWLEDGE	
SETACK:	RBIT RC	5,[B].B	;DATALINE = LOW	
GETACK:	JP SBIT BC	ACK01 5,[B].B	;DATALINE = HIGH	
ACK01:	IFBIT JP	6,[B].B ACK02	;WAIT UNTIL CLOCK = HIGH ;CLOCK = HIGH	
ACK02:	JP IFBIT	ACK01 5,PORTI.B	;CLOCK = LOW , WAIT ;TEST DATALINE	
ACK03:	SC IFBIT	6,[B].B	;FLAG EROR IF HIGH ;WAIT UNTIL CLOCK = LOW	
	JP SBIT	ACK03 5,[B].B	;DATALINE = HIGH	
	RET			TL/DD/10080-12

RECEIV:	PUSH	K	; SAVE REG K	
REC1: REC2:	LD RC IFBIT	K,#8 6,[B].B	;SET LOOP COUNT ;WAIT UNTIL CLOCK HIGH	
DEC2.	JP JP TFPTT	REC3 REC2 5 BORTT B	;CLOCK = HIGH ;CLOCK = LOW :TEST DATALINE	
RECJ.	SC RLC	A	;IF HIGH SET CARRY ;ROTATE LEFT WITH CARRY	
REC4:	IFBIT JP DECSZ	6,[B].B REC4 K	;WAIT UNTIL CLOCK = LOW ;CLOCK = HIGH :DECREMENT LOOP COUNT	
	JP IFBIT	REC1 2,STATUS.B	;NEXT BIT ;LAST BYTE FLAGGED ?	
	JP JSR JP	REC5 SETACK REC6	;YES, NO ACKNOWLEDGE ;SET ACKNOWLEDGE	
REC5: REC6:	JSR POP RET	GETACK K	;LOOK FOR ACKNOWLEDGE ;RESTORE REG K	
STOPCD: STOP01:	RBIT IFBIT	5,[B].B 6,[B].B	;DATALINE = LOW ;WAIT UNTIL CLOCK = HIGH	
STODA2.	JP JP SBIT	STOP02 STOP01 2 DEMODE D	;CLOCK = HIGH -> STOP02 ;WAIT STOP TIMEP 4	
510202.	LD RBIT	T4.W,#CLK-1 7,STATUS.B	;NITIALIZE T4 TO STARTCONDITION ;STATUS = I2CBUS NOT BUSY	
	SBIT RET	5,[B].B	;PERFORM STOPCONDITION	
TSTBUS:	RC IFBIT JP SC	5,PORTI.B TST1	;TEST DATALINE	
TST1:	IFBIT JP	6,[B].B TST2	;TEST CLOCKLINE	
TST2:	SC RET			
RESET: START:	LD LD LD JSR	ENIR.B,#0 PWMODE.W,#0CCCC TMMODE.W,#0CCCC INIT	;DISABLE ALL INTERRUPTS ;STOP AND CLEAR ALL TIMERS	
emanua).	LD LD	B,#WRBUFF K,#WRBUFF+8	;CLEAR 9 BYTES	
STARIU:	XS JP	A A,[B+].W STARTO		
	LD	RDBUFF.B,#0	;SET READADDRESS TO 0	
	LD JSR	X,#INIPO1 RWI2C	, INITIALISE FORTI AS INPUT	
				TL/DD/10080-13

START1:	LD LD JSR	WPORT.B,#0FF X,#WRPO0 RWI2C	;PUT ALL LED'S OFF
	LD JSR JSR	X,#WRRAM0 RWI2C WAIT	;WRITE TO RAM ;START TRANSMISSION
	LD JSR JSR	X,#RDRAM0 RWI2C WAIT	;READ RAMO
	ADD ADD IFEQ DECSZ NOP	WRBUFF.B,#8 RDBUFF.B,#8 WRBUFF.B,#0 WPORT.B	;WRITE/READ NEXT 8 BYTES RAM ;IF WRAP ;DECREMENT LED VALUE ;ONLY DECREMENT
	LD JSR JSR	X,#RDPO1 RWI2C WAIT	;READ INPUT
	IFBIT JP LD	7, RPORT START1 WPORT.B, RPORT.B	;IF BIT SET FREE-RUN-LED ;ELSE COPY INPUT TO OUTPUT
	JP	START1	
WAIT: WAIT1:	PUSH LD DECSZ	X X,#010 X	;SAVE X-REG ;INITIALIZE WAITLOOP
	JP POP RET	WAIT1 X	;RESTORE X-REG
INIPO1:	.DW	0242, WPORT, 0	; INITIALIZE PORT1 AS INPUT
WRPO0: WRRAM0: RDRAM0:	.DW .DW .DW .DW	0243,RPORT,0 0240,WPORT,0 0AA0,WRBUFF,0 02A0,WRBUFF,0AA	;READ 1 BYTE FROM PORT1 ;WRITE 1 BYTE TO PORT0 ;WRITE 8 BYTES TO RAM 1,RDBUFF+1,0 ;READ 10 BYTES
WRPO0: WRRAM0: RDRAM0:	.DW .DW .DW .DW	0243,RPORT,0 0240,WPORT,0 0AA0,WRBUFF,0 02A0,WRBUFF,0AA: SET	;READ 1 BYTE FROM PORT1 ;WRITE 1 BYTE TO PORT0 ;WRITE 8 BYTES TO RAM 1,RDBUFF+1,0 ;READ 10 BYTES TL/DD/10080-14
WRPO0: WRRAM0: RDRAM0:	.DW .DW .DW .DW	0243,RPORT,0 0240,WRPORT,0 0AA0,WRBUFF,0 02A0,WRBUFF,0AA: SET	;READ 1 BYTE FROM PORT1 ;WRITE 1 BYTE TO PORT0 ;WRITE 8 BYTES TO RAM 1,RDBUFF+1,0 ;READ 10 BYTES TL/DD/10080-14
WRPO0: WRRAM0: RDRAM0:	.DW .DW .DW .DW	0243,RPORT,0 0240,WPORT,0 0AA0,WRBUFF,0 02A0,WRBUFF,0AA: SET	;READ 1 BYTE FROM PORT1 ;WRITE 1 BYTE TO PORT0 ;WRITE 8 BYTES TO RAM 1,RDBUFF+1,0 ;READ 10 BYTES TL/DD/10080-14
WRPO0: WRRAMO: RDRAMO:	.DW .DW .DW .DW	0243,RPORT,0 0240,WPORT,0 0AA0,WRBUFF,0 02A0,WRBUFF,0AA: SET	;READ 1 BYTE FROM PORT1 ;WRITE 1 BYTES TO PORT0 ;WRITE 8 BYTES TO RAM 1,RDBUFF+1,0 ;READ 10 BYTES TL/DD/10080-14
WRPOO: WRRAMO: RDRAMO:	.DW .DW .DW .DW	0243,RPORT,0 0240,WRPORT,0 0AA0,WRBUFF,0 02A0,WRBUFF,0AA: SET	;READ 1 BYTE FROM PORT1 ;WRITE 1 BYTE TO PORT0 ;WRITE 8 BYTES TO RAM 1,RDBUFF+1,0 ;READ 10 BYTES TL/DD/10080-14
WRPOO: WRRAMO: RDRAMO:	.DW .DW .DW .DW	0243,RPORT,0 0240,WPORT,0 0AA0,WRBUFF,0 02A0,WRBUFF,0AA: SET	;READ 1 BYTE FROM PORT1 ;WRITE 1 BYTE TO PORT0 ;WRITE 8 BYTES TO RAM 1,RDBUFF+1,0 ;READ 10 BYTES TL/DD/10080-14
WRPO0: WRRAMO: RDRAMO:	.DW .DW .DW .DW	0243,RPORT,0 0240,WRPORT,0 0AA0,WRBUFF,0 02A0,WRBUFF,0AA: SET	;READ 1 BYTE FROM PORT1 ;WRITE 1 BYTES TO PORT0 ;WRITE 8 BYTES TO RAM 1,RDBUFF+1,0 ;READ 10 BYTES TL/DD/10080-14
WRPO0: WRRAMO: RDRAMO:	.DW .DW .DW .DW	0243,RPORT,0 0240,WRPORT,0 0AA0,WRBUFF,0 02A0,WRBUFF,0AA: SET	;READ 1 BYTE FROM PORT1 ;WRITE 1 BYTES TO PORT0 ;WRITE 8 BYTES TO RAM 1,RDBUFF+1,0 ;READ 10 BYTES TL/DD/10080-14
WRPO0: WRRAMO: RDRAMO:	.DW .DW .DW .DW	0243,RPORT,0 0240,WPORT,0 0AA0,WRBUFF,0 02A0,WRBUFF,0AA: SET	;READ 1 BYTE FROM PORT1 ;WRITE 1 BYTE TO PORT0 ;WRITE 8 BYTES TO RAM 1,RDBUFF+1,0 ;READ 10 BYTES TL/DD/10080-14
WRPO0: WRRAMO: RDRAMO:	.DW .DW .DW .DW	0243,RPORT,0 0240,WRPORT,0 0AA0,WRBUFF,0 02A0,WRBUFF,0AA: SET	;READ 1 BYTE FROM PORT1 ;WRITE 1 BYTES TO PORT0 ;WRITE 8 BYTES TO RAM 1,RDBUFF+1,0 ;READ 10 BYTES TL/DD/10080-14
WRPO0: WRRAMO: RDRAMO:	.DW .DW .DW .DW	0243,RPORT,0 0240,WPORT,0 0AA0,WRBUFF,0 02A0,WRBUFF,0AA: SET	;READ 1 BYTE FROM PORT1 ;WRITE 1 BYTES TO PORT0 ;WRITE 8 BYTES TO RAM 1,RDBUFF+1,0 ;READ 10 BYTES TL/DD/10080-14
WRPO0: WRRAMO: RDRAMO:	.DW .DW .DW .END RE	0243,RPORT,0 0240,WRPORT,0 0AA0,WRBUFF,0 02A0,WRBUFF,0AA: SET	;READ 1 BYTE FROM PORT1 ;WRITE 8 BYTES TO RAM 1,RDBUFF+1,0 ;READ 10 BYTES TL/DD/10080-14
WRPO0: WRRAMO: RDRAMO:	.DW .DW .DW .DW .END RE	0243, RPORT, 0 0240, WRPORT, 0 0AA0, WRBUFF, 0 02A0, WRBUFF, 0AA: SET	;READ 1 BYTE FROM PORT1 ;WRITE 8 BYTES TO RAM 1,RDBUFF+1,0 ;READ 10 BYTES TL/DD/10080-14
WRPO0: WRRAMO: RDRAMO:	.DW .DW .DW .DW .END RE	0243, RPORT, 0 0240, WRDORT, 0 0AA0, WRBUFF, 0 02A0, WRBUFF, 0AA: SET	;READ 1 BYTE FROM PORT1 ;WRITE 8 BYTES TO RAM 1,RDBUFF+1,0 ;READ 10 BYTES TL/DD/10080-14
WRPO0: WRRAMO: RDRAMO:	.DW .DW .DW .DW .END RE	0243, RPORT, 0 0240, WRPORT, 0 0AA0, WRBUFF, 0 02A0, WRBUFF, 0AA: SET	;READ 1 BYTE FROM PORT1 ;WRITE 8 BYTES TO RAM 1,RDBUFF+1,0 ;READ 10 BYTES TL/DD/10080-14
WRPO0: WRRAMO: RDRAMO:	.DW .DW .DW .DW .END RE	0243, RPORT, 0 0240, WRDORT, 0 0AA0, WRBUFF, 0 02A0, WRBUFF, 0AA: SET	<pre>;READ 1 BYTE FROM PORT1 ;WRITE 8 BYTES TO RAM 1,RDBUFF+1,0 ;READ 10 BYTES TL/DD/10080-14</pre>



	;* usi ;*****	ng uWire interfa ******	ace with interrupt	
	;* 12.1 ;* 20.1 ;* 04.1 ;* 08.0	0.87 0.87 1.87 2.88	НU НU НU НU	
	.INCLD	HPC16083.MAP	; MEMORY MAP FOR HPC16083	
	;DEFINI CLK = 3	TIONS 0	;CLOCK LOW/HIGH TIME = 33us	
	.MACRO	SAVE_AB		
	PUSH PUSH	A B	;SAVE A-REG ;SAVE B-REG	
	.ENDM			
	.MACRO	SAVE_ABX		
	SAVE_AB PUSH	x	;SAVE REGS A,B ;SAVE X-REG	
	.ENDM			
	.MACRO	RESTORE_AB		
	POP POP	B A	;RESTORE B-REG ;RESTORE A_REG	
	.ENDM			
	.MACRO	RESTORE_ABX		
	POP RESTORE	X AB	;RESTORE X-REG ;RESTORE REGS B,A	
	.ENDM			
	.SECT	B1,BASE	;DEFINE BASEPAGE SECTION	
WBUF1: WBUF2: INDEX: STATUS: DUMMY: WPORT: RPORT: WRBUFF: RDBUFF:	DSW DSW DSB DSB DSB DSB DSB DSB	1 1 1 1 1 1 10 10	;WORDBUFFER FOR I2C-TABLE ;WORDBUFFER FOR I2C-TABLE ;POINTER TO THE NEXT TABLEENTRY ;STATUSBITE ;DUMMY BYTE ;BUMMY BYTE ;8-BIT VALUE WRITE TO PORTO ;8-BIT VALUE WRITE TO PORTO ;8-BIT VALUE READ FROM PORT1 ;RAM WRITE BUFFER ;RAM READ BUFFER	
			TL/DI	D/10080-16

	.ENDSEC	т		
	.SECT	- 12C,ROM16		
	• * * * * * *	****	****	
	;* INIT ;* :*	: THIS SUBROUTIN	NE INITIALIZES TIMER T4, TIMER T5 -INTERFACE TO OPERATE AS I2C-BUS	
	;* INPU ;* OUTP ;* USED	T : NONE UT : NONE REGS : A, B, X	(ALL REGS ARE SAVED)	
	,			
INIT:	SAVE_AB LD LD LD ST NOP	X X, #PWMODE B, #PORTP A, #0CC A, [X].B	;ADR. PWMODE-REG -> X ;ADR. PORTP-REG -> B ;VALUE TO STOP TIMERS ;STOP T4, T5, NO IRQ, ACK TIP-FLAG	
	ST LD ST SBIT SBIT	A, [X].B A, #011 A, [B].B 3, [B].B 7, [B].B	;MAKE SHURE TIP-FLAGS ARE CLEARED ;DISABLE TOGGLE AND SET OUTPUT HIGH ;ON PINS PO AND P1 ;TOGGLE ON AT P0 ;TOGGLE ON AT P1	
	LD LD LD SBIT SBIT	T4.W, #CLK-1 R4.W, #CLK-1 T5.W, #17*CLK-1 R5.W, #18*CLK-1 5, PORTB.B 5, DIRB.B 5, DIRB.B	;LOAD T4 (33us) ;LOAD R4 (33us) ;9-BIT SHIFT TIME (STARTCONDITION) ;9-BIT SHIFT TIME (NORMAL MODE) ;DATALINE OUTPUT = HIGH ;B5 = OUTPUT NO ALTERNATE FUNCTION SELECTED	
	RBIT SBIT LD AND	6, DIRB.B 6, BFUN.B A, DIVBY.B A, #0F0	;B6 = INPUT ;SELECT SK-INPUT ;SET UWIRE-DEVIDE	
	OR ST	A,#02 A,DIVBY.B	;SET CLKI /16 ;STORE NEW VALUE	
INIT1:	SBIT IFBIT JP TB	1, IRCD.B 0, IRPD.B INIT2 INIT1	;ACTIVATE UWIRE ;TEST IF READY ;YES CONTINUE	
INIT2:	RBIT RBIT SBIT	1, IRCD.B 6, BFUN.B 4, [X].B ENIB B #021	;SELECT SLAVE MODE ;SELECT SLAVE MODE ; ;ENABLE T5-IRQ	
	RESTORE	_ABX	;RESTORE REGS X, B, A	
RWI2C:	PUSH LD LD	A STATUS.B,#0 A,[X+].W	;SAVE A-REGISTER ;RESET STATUSBYTE ;GET 2 BYTES OF TABLE	
	JSR IFC	STRTCD	;PERFORM STARTCONDITION	TI /DD/10080 17
				12/00/10000-17

RWRECV: RW01: RW02: RW03: RWERR:	JP SBIT ST JFBIT JP SBIT SBIT SBIT LD ST LD ST LD ST LD ST LD ST LD ST LD ST RC POP RET	RWERR 5, BFUN.B A, WBUF1.W 0, A RWRECV 0, STATUS.B RW01 0, STATUS.B 1, STATUS.B WBUF1+1.B RW02 2, STATUS.B A, [X].W A, WBUF2.W A, X A, INDEX.W A, [X].W A, #0 RW03 3, STATUS.B 7, STATUS.B	<pre>; IF ERROR -> EXIT ; ENABLE SO-OUTPUT ; SAVE TABLE CONTENTS ; TEST RECEIVE/TRANSMIT BIT ; BIT = 1 -> RECEIVE ; STATUS = TRANSMIT ; CONTINUE AT RW01 ; STATUS = RECEIVE ; STATUS = FIRST BYTE ; DEC BYTECOUNT ; MORE THAN 1 BYTE TO PROCESS ; STATUS = LAST BYTE ; GET NEXT 2 BYTES OF TABLE ; SAVE TABLE CONTENTS ; SAVE INDEX ; GET NEXT WORD OF TABLE ; ANY MORE TO TRANSFER ; NO, EXIT ; STATUS = MULTISTART ; STATUS = MULTISTART ; TATUS = BUSY ; CLR CARRY = NO ERROR ; RESTORE A-REGISTER</pre>	
STRTCD:	IFBIT JP	5,PORTI.B STRT01	;TEST DATALINE ;IF HIGH -> CONTINUE	
STRTER:	SC RET		ELSE ERROR	
STRT01:	JP JP RBIT	STRT02 STRTER 5,PORTB.B	;IF HIGH -> CONTINUE ;ELSE ERROR ;DATALINE = LOW	
STRT03:	AND IFBIT .TP	PWMODE.B,#0BB 6,PORTB.B STRT03	;START TIMER 4 AND 5 ;WAIT UNTIL CLOCK = LOW	
	ST RC RET	A, SIO.B	;WRITE 1 BYTE TO SIO AND ENABLE SHIFT ;SIGNAL NO ERROR	
TIMIRQ:	IFBIT JP	5,PWMODE.B T1IRQ	;TIMER 5 IRQ ? ;YES, CONTINUE	
T1IRQ:	JP SBIT RBIT SBIT SAVE_AB LD LD PUSH	IRQRET 5,PORTB.B 5,BEUN.B 7,PWMODE.B X B,#PORTB X,#STATUS PSW.W	;NO TIMER IRQ ;ACK IRQ ;SAVE REGS A, B, X ;PORTB-ADDR -> REG B ;STATUS-ADDR -> REG-X	
	IFBIT JP IFBIT	2,[X].B LAST 1,[X].B	;LAST BYTE ? ;YES -> JUMP ;FIRST BYTE ?	
				TL/DD/10080-18

	JP IFBIT JP JSR IFC	FIRST 0,[X].B RECVE GETACK	;YES -> JUMP ;RECEIVEMODE ? ;YES -> JUMP ;ACKNOWLEDGE ;ERROR ?	
TRMIT:	JP LD ST	STOPCD A,[WBUF2].B A,SIO.B	;STOP TRANSMISSION ;GET NEXT BYTE ;ENABLE SHIFT	
RECVE:	JP LD ST JSR IFC JP	TINC A, SIO.B A, [WBUF2].B SETACK STOPCD SIO.D. #0FF	;-> INCREMENT POINTERS ;GET DATA ;PUT INTO BUFFER ;ACKNOWLEDGE ;ERROR ? ;STOP TRANSMISSION ;ENAPLE SULF	
TINC: TINC1: TDEC:	SBIT INC DECSZ JP SBIT	5, BFUN.B WBUF2.W WBUF1+1.B T5IR02 2, [X].B	SELECT ALTERNATE MODE SELECT ALTERNATE MODE INC BUFFERPOINTER DEC BYTECOUNT MORE THAN 1 BYTE TO PROCESS STATUS = LAST BYTE	
TSIRUZ:	JP	IRQEND	;EXIT AND WAIT FOR NEXT IRQ	
LAST1:	JP JSR IFBIT JP JP	GETACK 3, [X].B RESTRT STOPCD	;YES -> JUMP ;ACKNOWLEDGE ;RESTART ? ;YES -> JUMP ;STOP TRANSMISSION	
LASTRD:	LD ST JP	A,SIO.B A,[WBUF2].B LAST1	;GET LAST CHARACTER ;PUT INTO BUFFER	
FIRST:	LD JSR IFC JP RBIT IFBIT JP ST SBIT JP	A, [WBUF2].B GETACK STOPCD 1, [X].B 0, [X].B IRRCV A, SIO.B 5, BFUN.B TINC1	;GET NEXT BYTE ;ACKNOWLEDGE ;ERROR ? ;STOP TRANSMISSION ;RESET FIRST BYTE FLAG ;RECEIVE ? ;VES -> JUMP ;ENABLE SHIFT ;SELECT ALTERNATE FUNCTION ;-> INCREMENT POINTERS	
IRRCV:	LD SBIT JP	SIO.B,#0FF 5,BFUN.B TDEC	;ACTIVATE SHIFT ;SELECT ALTERNATE FUNCTION	
IRQEND: IRQRET:	POP RESTORE RETI	PSW.W ABX	;RESTORE REGS X, B, A	
RESTRT:	LD SBIT	X, INDEX.W 5,[B].B	;GET NEXT POINTER TO ENTRYTABLE ;DATALINE = HIGH	TL/DD/10080-19

REST01:	RBIT IFBIT JP JP	5,BFUN.B 6,[B].B REST02 REST01	;DISABLE SO-OUTPUT ;WAIT UNTIL CLOCK = HIGH ;CLOCK = HIGH -> REST02 ;WAIT	
REST02:	SBIT SBIT LD LD JSR JP	2,PWMODE.B 6,PWMODE.B T4.W,#2*CLK-1 T5.W,#18*CLK-1 RWI2C IRQEND	;STOP TIMER 4 ;STOP TIMER 5 ;LOAD TIMER 4 ;LOAD TIMER 5 ;INITIALIZE READ/WRITE TO I2C-BUS	
STOPCD: STOP01:	RBIT RBIT IFBIT JP	5, [B].B 5, BFUN.B 6, [B].B STOP02	;DATALINE = LOW ;DISABLE SO-OUTPUT ;WAIT UNTIL CLOCK = HIGH :CLOCK = HIGH -> STOPD2	
STOP02:	JP SBIT SBIT LD LD RBIT SBIT JP	STOP01 2, PWMODE.B 6, PWMODE.B T4.W, #CLK-1 T5.W, #17*CLK-1 7, [X].B 5, [B].B IRQEND	;WAIT ;STOP TIMER 4 ;STOP TIMER 5 ;INITIALIZE T4 TO STARTCONDITION ;INITIALIZE T5 TO STARTCONDITION ;STATUS = I2CBUS NOT BUSY ;PERFORM STOPCONDITION	
SETACK:	RBIT RC	5,[B].B	;DATALINE = LOW	
GETACK:	SBIT	5, [B].B	;DATALINE = HIGH	
ACK01:	RC IFBIT JP JP	6,[B].B ACK02 ACK01	;WAIT UNTIL CLOCK = HIGH ;CLOCK = HIGH ;CLOCK = LOW . WAIT	
ACK02:	IFBIT SC	5, PORTI.B	;TEST DATALINE :FLAG EROR IF HIGH	
ACK03:	IFBIT	6,[B].B ACK03	;WAIT UNTIL CLOCK = LOW	
	SBIT RET	5,[B].B	;DATALINE = HIGH	
TSTBUS:	RC IFBIT JP SC	5,PORTI.B TST1	;TEST DATALINE	
TST1: TST2:	IFBIT JP SC RET	6,[B].B TST2	;TEST CLOCKLINE	
RESET:	LD	ENIR.B,#0	;DISABLE ALL INTERRUPTS	
START:	LD LD JSR	PWMODE.W, #0CCCC TMMODE.W, #0CCCC INIT	;STOP AND CLEAR ALL TIMERS	
	LD	B,#WRBUFF		TL/DD/10080-20

Г

START0:	LD CLR XS	K,#WRBUFF+8 A A,[B+].W	;CLEAR 9 BYTES	
	JP LD	STARTO RDBUFF.B,#0	;SET READADDRESS TO 0	
	LD LD JSR JSR	WPORT.B,#0FF X,#INIPO1 RWI2C WAIT	;INITIALISE PORT1 AS INPUT	
START1:	LD LD JSR JSR	WPORT.B,#0FF X,#WRPO0 RWI2C WAIT	;PUT ALL LED'S OFF	
	LD JSR JSR	X,#WRRAM0 RWI2C WAIT	;WRITE TO RAM ;START TRANSMISSION	
	LD JSR JSR	X,#RDRAM0 RWI2C WAIT	;READ RAMO	
	ADD ADD IFEQ DECSZ NOP	WRBUFF.B,#8 RDBUFF.B,#8 WRBUFF.B,#0 WPORT.B	;WRITE/READ NEXT 8 BYTES RAM ;IF WRAP ;DECREMENT LED VALUE ;ONLY DECREMENT	
	LD JSR JSR	X,#RDPO1 RWI2C WAIT	;READ INPUT	
	IFBIT	7, RPORT	; IF BIT SET FREE-RUN-LED	
	LD	WPORT.B, RPORT.B	;ELSE COPY INPUT TO OUTPUT	
	JP	START1		
WAIT:	PUSH LD IFC	X X,#010	;SAVE X-REG ;INITIALIZE WAITLOOP	
WAIT1: WAIT2:	INC IFBIT JP DECSZ	DUMMY.B 7,STATUS.B WAIT1 X	;WAIT UNTIL READY	
	JP POP RET	WAIT2 X	;RESTORE X-REG	
INIPO1: RDPO1: WRPO0: WRRAM0:	.DW .DW .DW .DW	0242,WPORT,0 0243,RPORT,0 0240,WPORT,0 0AA0,WRBUFF,0	;INITIALIZE PORT1 AS INPUT ;READ 1 BYTE FROM PORT1 ;WRITE 1 BYTE TO PORT0 ;WRITE 8 BYTES TO RAM	TL/DD/10080-21
RDRAM0:	.DW	02A0,WRBUFF,0AA1	,RDBUFF+1,0 ;READ 10 BYTES	
	.IPT .END RES	5,TIMIRQ SET	SET TIMER IRQ ENTRY	TL/DD/10080-22

I²C-Bus—Interface with HPC

AN-561

; ;*****	INCLUDE	FILE HPC160	083.MAP ******						
; ;*****	HPC-REGISTER DEFINITIONS ******								
; ****** ; ; ; ; ;	HPC-REG: PSW SP PC A K B VORTA PORTA PORTB DIRB BFUN PORTD PORDO TA PORDO TA PORDO PORDO TA PORDO PORDO TA PORDO	$\begin{array}{llllllllllllllllllllllllllllllllllll$	TIONS ******* ;PROCESSOR STATUS RE ;STACK FOINTER ;PROGRAM COUNTER ;ACCUMULATOR ;K REGISTER ;B REGISTER ;D REGISTER ;D RTA DIRECTION / OUTPUT ;PORTA DIRECTION / OUTPUT ;PORTA DIRECTION / J ;PORTB DIRECTION / J ;INTERRUPT PENDING I ;HALT ENABLE CONTROL ;DVIDE BY REGISTER ;PULSE WIDTH MODE REGISTEI ;I CAPTURE REGISTEI ;I CAPTURE REGISTEI ;I CAPTURE REGISTEI ;I CAPTURE REGISTEI ;II MER2 MODULUS REG ;TIMER3 MODULUS REG ;TIMER4 ;TIMER5 MODULUS REG ;TIMER6 MODULUS REG ;TIMER7 ;TIMER6 MODULUS REG ;TIMER7 ;TIMER7 MODULUS REG ;TIMER7 ;TIMER6 MODULUS REG ;WATCHODO REGISTER ;SERIAL INPUT OUTPU ;UART RECEIVE BUFFE ;UART TRANSMIT BUFF ;UART RECEIVE BUFFE ;UART RECEIVE BUFFE ;UART RECEIVE CONTROL REGISTEI	GISTER BUFFER NPUT BUFFER SISTER CCTION REG GISTER CCTION REG GISTER CCIRCUIT EGISTER C CIRCUIT EGISTER X / R1 X / T1 SISTER SIS	TL/DD/10080-23				
LIFE SU NATION DEVICES SEMICO 1. Life syster into the failure with in	PPORT PC AL'S PROI S OR SYS NDUCTOR support de ns which, he body, or to perform	DUCTS ARE I TEMS WITHO CORPORATIO evices or sys (a) are intend (b) support or n, when prope	NOT AUTHORIZED FOR U: UT THE EXPRESS WRITTI DN. As used herein: tems are devices or 2. ed for surgical implant sustain life, and whose rly used in accordance log in the labeling con	SE AS CRITICAL COMPONENTS EN APPROVAL OF THE PRESIDI A critical component is any co support device or system whose fa be reasonably expected to cause support device or system, or to offortimenes	IN LIFE SUPPORT ENT OF NATIONAL omponent of a life ailure to perform can the failure of the life affect its safety or				
With II be rea to the Nat Col 111 Ariti Tel Fax	Istructions asonably e: user. ional Semicon poration 1 West Bardin ngton, TX 7601 1 (800) 272-99 : 1 (800) 737-70	ductor Road 7 118	Here Inter Inter< Inter Inter< Inter< Inter Inter< Inter Inter Inter	National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tei: (852) 2737-1600 Fax: (852) 2736-9960	National Semiconductor Japan Ltd. Tel: 81-043-299-2309 Fax: 81-043-299-2408				