ENGINEERING NOTE 100

MCM6830L7 MIKBUG/ MINIBUG ROM

Prepared by Mike Wiles Computer Systems

Andre Felix Support Products Group

The MIKBUG/MINIBUG ROM is an MCM6830 ROM of the M6800 Family of parts. This ROM provides an asynchronous communications program, a loader program, and a diagnostic program for use with the MC6800 Microprocessing Unit.



MCM6830L7 MIKBUG/ MINIBUG ROM

1.0 SYSTEMS OVERVIEW

The MIKBUG/MINIBUG ROM provides the user with three separate firmware programs to interface with a serial asynchronous (start-stop) data communications device. They are:

- 1) MIKBUG Rev. 9
- 2) MINIBUG Rev. 4
- 3) Test Pattern

The map of the programs is shown in Figure 1-1.



FIGURE 1-1. MIKBUG/MINIBUG ROM Memory Map

NOTE

All enables for the ROM are active high.

2.0 FEATURES

The more important features of these programs are:

MIKBUG Rev. 9

- A. Memory Loader
- B. Print Registers of Target Program
- C. Print/Punch Dump
- D. Memory Change
- E. Go to Target Program
- F. Operates with PIA for the Parallel-to-Serial Interface
- G. Restart/NMI/SWI Interrupt Vectors

MINIBUG Rev. 4

- A. Memory Loader
- B. Memory Change
- C. Print Registers of Target Program
- D. Go to Target Program
- E. Assumes a UART for the Parallel-to-Serial Interface

3.0 HARDWARE CONFIGURATION

3.1 MIKBUG Hardware

The MIKBUG/MINIBUG ROM is intended for use with the MC6800 Microprocessing Unit in an M6800 Microcomputer system. This ROM, using the MIKBUG Firmware, should be connected into the system as illustrated in Figure 3-1. As shown, all of the enable inputs are high levels and the address line A9 on pin 15 is grounded. The MIKBUG Firmware in this ROM uses addresses E000 through E1FF. The ROM should be connected into a system so that its two top MIKBUG Firmware addresses also will respond to addresses FFFE and FFFF. This is required for the system to restart properly. There should not be any devices in the system at a higher address than this ROM's addresses. Figure 3-2 depicts a memory map for a system using the MIKBUG Firmware and Figure 3-3 depicts this system's block diagram.



FIGURE 3-1. MCM6830L7 MIKBUG ROM Schematic

The MIKBUG Firmware operates with an MC6820 Peripheral Interface Adapter (PIA) as shown in Figure 3-4. The MC14536 device is used as the interface timer. This timer's interval is set by adjusting the 50 k ohm resistor and monitoring the output signal on pin 13 of the MC14536 device. The zero level of the timing pulse should be 9.1 ms

The information in this Engineering Note has been carefully reviewed and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described any license under the patent rights of Motorola Inc. or others.

The material in this note is subject to change, and Motorola Inc. reserves the right to change specifications without notice. MIKBUG and MINIBUG are trademarks of Motorola Inc.



FIGURE 3-2. MIKBUG Rev. 9 Memory Map

for 10 characters per second (CPS) operation and 3.3 ms for 30 CPS operation. Also, pin 16 (PB6) of the MC6820 PIA should be connected to +5 volts for 10 CPS operation and ground for 30 CPS operation.

The MC1488 and MC1489A devices provide the system with RS-232C interface capability. If the system is to interface only with an RS-232C terminal, no other interface circuitry is required; however, a jumper should be strapped between E3 and E4. The 4N33 optical isolators and associated circuitry are required to interface with a 20 mA current loop TTY. A jumper should be connected between E1 and E2 for TTY operation.

The MIKBUG Firmware also requires random access memory for a stack and temporary memory storage. The MCM6810 RAM used for this memory should be configured for the base memory address at A000 hexadecimal.

A reset switch is required in the system to provide for restarting the MC6800 MPU and for resetting the MC6820 PIA. The function may be provided by a pushbutton switch and a cross-coupled latch flip-flop.

3.2 MINIBUG Hardware, Rev. 4

The MIKBUG/MINIBUG ROM is intended for use with the MC6800 Microprocessing Unit in an M6800 Microcomputer system. This system, using MINIBUG Firmware Rev. 4, should be set up with the starting ROM address at FE00 hexadecimal. The restart address generator (Fig-



FIGURE 3-3. MIKBUG ROM Rev. 9 System Block Diagram



FIGURE 3-4. TTY/RS-232C Interface Used with MIKBUG ROM

ure 3-5) must be configured to respond with address FED6 each time the MPU requests the restart address. As shown, the system also requires an MCM6810 RAM for temporary storage. This RAM shall be configured for a FF00 base memory address. Figure 3-6 depicts a memory map for a system using the MINIBUG Rev. 4 Firmware.

The MINIBUG ROM Rev. 4 also uses a parallel-to-serial

data converter to interface with an external terminal. The converter's status register must be located at address FCF4 and the data register at address FCF5. The least significant bit of the status register is used to indicate that the converter has received a character and the second bit indicates that the converter is ready for the next character to be transmitted.







4.0 SOFTWARE OPERATION

4.1 MIKBUG Operation

The MIKBUG Firmware may be used to debug and evaluate a user's program. The MIKBUG Firmware enables the user to perform the following functions:

> Memory Loader Function Memory Examine and Change Function Print/Punch Memory Function Display Contents of MPU Registers Function Go to User's Program Function Interrupt Request Function Non-Maskable Interrupt Function

The operating procedures for each of these routines as well as the Reset Function are discussed in the following paragraphs. The MIKBUG Firmware is inhibited from performing the user's program except in the Go to User's Program Function and the interrupt functions.

4.1.1 RESET Function

Perform the RESET Function when power is first applied and any time the MIKBUG Firmware loses program control.

FIGURE 3-6. MINIBUG Rev. 4 Memory Map

Press the RESET pushbutton switch. The MIKBUG Firmware should gain program control and the terminal should respond with a carriage return, a line feed and an asterisk. The MIKBUG control program is ready for an input. matted binary object tapes or MIKBUG punched memory dump tapes into memory and if used, external memory modules. Figure 4-1 depicts the paper tape format. It is assumed at the start of this function that the MC6800 MPU is performing its MIKBUG control program and the last data printed by the terminal is an asterisk. Figure 4-2 illustrates a typical Memory Loader Function.

4.1.2 Memory Loader Function

The Memory Loader Function of MIKBUG loads for-



FIGURE 4-1. Paper Tape Format

- a. Load the tape into the terminal tape reader.
- b. Set the tape reader switch to AUTO.
- c. Enter the character L after the asterisk. This initiates the MIKBUG loading procedure. The MIKBUG Firmware ignores all characters prior to the start-of-record on the tape.

NOTE

Tapes punched by MIKBUG do not have an end-of-file character at the end of the record; therefore, you must type in the characters S9 to exit from the memory loader function, or push the RESET pushbutton switch.

Checksum Error Detection

If, during the loading function, the MIKBUG Firmware detects a checksum error, it instructs the terminal to print a question mark and then stops the tape reader.

NOTE Underlined characters indicate user input. instructs the terminal to print the contents of this memory location. The MIKBUG Firmware in this function displays each of the program instructions in machine language.

It is assumed at the start of this function that the MPU is performing its MIKBUG control program and the last data printed by the terminal is an asterisk. Figure 4-3 depicts a typical Memory Examine and Change Function.

NOTE

If the memory address selected is in ROM, PROM, or protected RAM, the contents of this memory location cannot be changed and the terminal will print a question mark.

◆M 0000 ◆0000 20 <u>FF</u> ◆0001 FE <u>AA</u> ◆0002 02 <u>•</u> ◆0003 02 <u>•</u>
 •

FIGURE 4-3. Typical Memory Examine and Change Function

FIGURE 4-2. Typical Memory Loader Function

- d. If a checksum error is present, perform one of the following substeps:
- 1) Press the RESET pushbutton switch and abort from the Memory Loader Function. The MPU will return to the MIKBUG control program and the terminal will print a carriage return, a line feed, and an asterisk.
- 2) Reposition the tape and enter the character L. The record causing the checksum error is reread.
- Ignore the checksum error and enter the character L. The MIKBUG Firmware ignores the checksum error and continues the Memory Loader Function.

CAUTION

If a checksum error is in an address and the continue option in substep 3 is selected, there is no certain way of determining where the data will be loaded into the memory.

4.1.3 Memory Examine and Change Function

The MIKBUG Firmware performs this function in three steps: 1) examining the contents of the selected memory location (opening the memory location); 2) changing the contents of this location, if required; and 3) returning the contents to memory (closing the memory location). The MIKBUG Firmware, in examining a memory location,

- a. Enter the character M after the asterisk to open a memory location. The terminal will insert a space after the M.
- b. Enter in 4-character hexadecimal format the memory address to be opened. The terminal will print on the next line the memory address being opened and the contents of this memory location. The contents are in hexadecimal.
- c. The operator must now decide whether to change the data at this memory location. If the data is to be changed, change the data in accordance with step d. If the data is not to be changed, the operator must decide whether to close this location and open the following memory location (step e) or to close this memory location and return to the MIKBUG control program (step f).
- d. If the contents of this memory location are to be changed, enter a space code and then the new data (in hexadecimal format) to be stored at this location. The new contents are stored in memory and the terminal prints the following memory address and its contents. Return to step c.
- e. To close the present memory and open the following memory location, enter any character except a space character after the displayed memory address contents. The contents are returned to memory and the terminal prints the following

memory address and its contents. Return to step c.

f. To close the present memory location and return to the MIKBUG control program, enter a space code followed by a carriage return control character. The contents are returned to memory and the terminal prints an asterisk on the next line.

4.1.4 Print/Punch Memory Function

The Print/Punch Memory Function instructs the MIKBUG Firmware to punch an absolute formatted binary tape and to print the selected memory contents. The tape is formatted as shown in Figure 4-1 except that this tape does not contain an end-of-file control character.

The beginning address and the ending address must be entered into the memory. Memory addresses A002 and A003 are used to store the beginning address and addresses A004 and A005 are used to store the ending address.

It is assumed that the MPU is performing its MIKBUG control program and the last data printed by the terminal is an asterisk. Figure 4-4 illustrates a typical Print/Punch Memory Function.

NOTE

If you do not wish to punch a tape, turn off the terminal's tape reader.

♦M 8002	the last data printed by the termi
◆A002 F7 <u>00</u>	ure 4-5 illustrates a typical Displa
◆A003 6E <u>01</u>	Registers Function.
◆A004 99 <u>00</u>	
◆A005 EE 10	
◆A006 A0	
◆F'	
ST130001AA0202020202	020202020202020202020279

FIGURE 4-4. Typical Print/Punch Memory Function

- a. Enter the character M after the asterisk to open a memory location. The terminal will insert a space code after the M.
- b. Enter the address A002 after the space code. The terminal will print on the next line the memory address A002 and the contents of the address.
- c. Enter a space code and the two most significant hexadecimal bytes of the beginning address after the contents of address A002. These two bytes are stored in memory and the terminal prints address A003 and its contents on the next line.
- d. Enter a space code and the two least significant hexadecimal bytes of the beginning address after the contents of address A003. These two bytes

are stored in memory and the terminal prints address A004 and its contents on the next line.

- e. Enter a space code and the two most significant hexadecimal bytes of the ending address after the contents of address A004. These two bytes are stored in memory and the terminal prints address A005 and its contents on the next line.
- f. Enter a space code and the two least significant hexadecimal bytes of the ending address after the contents of address A005. These two bytes are stored in memory and the terminal prints address A006 and its contents on the next line.
- g. Enter a space code and carriage return character after the contents of address A006. The control returns to MIKBUG control program and the terminal prints an asterisk.
- h. Enter the character P after the asterisk. The MIKBUG Firmware initiates the print/punch operation. At the conclusion of the print/punch operation the terminal prints an asterisk, and returns to the MIKBUG control program.

4.1.5 Display Contents of MPU Registers Function

The Display Contents of MPU Registers Function enables the MIKBUG Firmware to display the contents of the MC6800 Microprocessing Unit registers for examination and change. It is assumed at the start of this function that the MPU is performing its MIKBUG control program and the last data printed by the terminal is an asterisk. Figure 4-5 illustrates a typical Display Contents of MPU Registers Function.

◆R 86	DG	СE	87 9 E	CF4B	A042
•M 604					
+FI04⊙	8FI				
◆FI044	D6	.			
♦FI045	СE.	•			
♦FI046	87	•			
♦FI047	FIE				
◆A048	CF	0	Qala da b		
♦FI049	4 E	<u></u>	0		
◆FI04FI					
+ <u>R</u> _88	De	CE	87RE	0000	A042
,s .♦ n a francis					

FIGURE 4-5. Typical Display Contents of MPU Registers Function

- a. Enter the character R after the asterisk. The terminal will print the contents of the MPU registers in the following sequence: condition code register, B accumulator, A accumulator, index register, program counter, and stack pointer. On the following line the terminal prints an asterisk.
- b. If the contents of any of the registers are to be changed, change the data in accordance with Paragraph 4.1.3. It should be noted that the address of the stack pointer is stored last, and it takes eight memory locations to store the contents of the MPU registers on the stack. Figure 4-5 illustrates changing the contents of the MPU registers and identifies the location of each register's data.

4.1.6 Go to User's Program Function

This function enables the MPU to perform the user's program. It is assumed at the start of this function that the MPU is performing its MIKBUG control program and the data printed by the terminal is an asterisk.

Enter the character G after the asterisk. The MC6800 MPU System will perform the user's program until one of the following conditions occurs:

- 1) The MPU encounters a WAI (WAIt) instruction. The MPU now waits for a non-maskable interrupt or an interrupt request.
- 2) The MPU encounters a SWI (Software Interrupt) instruction. The MPU stores the data in the MPU registers on the stack and jumps to the MIKBUG control program. The terminal prints the contents of the MPU registers from the stack.
- 3) The RESET pushbutton switch is actuated. This switch is to be actuated when the user's program blows and places the MPU under the MIKBUG control program.

4.1.7 Interrupt Request Function

This function enables the user to evaluate a maskable interrupt routine. Steps a through e prepare the firmware to process an interrupt request and step f discusses performing the interrupt routine. It should be noted that this interrupt may be initiated at any time. It is assumed in preparing the MPU to process the interrupt request that the MPU is processing its MIKBUG control program and the last data printed by the terminal is an asterisk.

- a. Enter the character M after the asterisk. The terminal will insert a space code after the M.
- b. Enter the address A000. The terminal will print on the next line the memory address A000 and the contents of this memory location.
- c. Enter a space code and the two most significant hexadecimal bytes of the first interrupt routine's address after the contents of address A000. These two bytes are stored in memory and the terminal prints address A001 and its contents on the next line.

- d. Enter a space code and the two least significant hexadecimal bytes of the first interrupt routine's address after the contents of address A001. These two bytes are stored in memory and the terminal prints address A002 and its contents on the next line.
- e. Enter a space code and a carriage return character after address A002. The MPU jumps to its MIKBUG control program and the terminal prints an asterisk.

The MPU now is enabled and ready to perform a maskable interrupt routine when the interrup mask is cleared. This interrupt routine may be initiated at any time either through the PIA (if enabled) or the \overline{IRQ} input to the MPU. Initiating an interrupt through the PIA is discussed in the MC6820 Peripheral Interface Adapter data sheet while initiating an interrupt through the \overline{IRQ} input is discussed below.

- f. Ground IRQ input. If the interrupt mask is not set, the MPU will jump to the interrupt service routine indirectly through addresses A000 and A001. This is accomplished in MIKBUG by loading the index register with the contents of addresses A000 and A001 and then jumping to the address stored in the index register.
- g. Remove the ground from the IRQ input.

4.1.8 Non-Maskable Interrupt Function

This function enables the user to evaluate a non-maskable interrupt routine. Steps a through e prepare the MC6800 MPU System to process a NMI (Non-Maskable Interrupt) input and step f discusses performing the interrupt routine. It is assumed in preparing the MC6800 MPU System to process a non-maskable interrupt that the MC6800 MPU System is processing its MIKBUG control program and the last last data printed by the data terminal is an asterisk.

- a. Enter the character M after the asterisk. The terminal will insert a space code after the M.
- b. Enter the address A006. The terminal will print on the next line the memory address A006 and the contents of this memory location.
- c. Enter a space code and the two most significant hexadecimal digits of the first interrupt routine's address after the contents of address A006. These two digits are stored in memory and the terminal prints address A007 and its contents on the next line.
- d. Enter a space code and the two least significant hexadecimal digits of the first interrupt routine's address after the contents of address A007. These two digits are stored in memory and the terminal prints address A008 and its contents on the next line.
- e. Enter a space code and a carriage return character after address A008. The MC6800 MPU System jumps to its MIKBUG control program and the terminal prints an asterisk.

The MC6800 MPU System now is enabled to perform a non-maskable interrupt routine. This non-maskable interrupt routine may be initiated at any time through the MC6800 MPU System $\overline{\text{NMI}}$ input.

- f. Ground the MMI input P1-E. If the non-maskable interrupt is not disabled (E3 to E4), the MPU will jump to the interrupt service routine indirectly through addresses A006 and A007. This is accomplished in MIKBUG by loading the index register with the contents of addresses A006 and A007 and then jumping to the address stored in the index register.
- g. Remove the ground from the $\overline{\text{NMI}}$ input P1-E.

4.2 MINIBUG Rev. 4 Operation

The MINIBUG Firmware enables the user's system using the MIKBUG/MINIBUG ROM to perform the following functions:

Memory Loader Function Memory Examine and Change Function Display Contents of MPU Registers Function Go to User's Program Function

The operating procedures for each of these routines as well as the RESET Function are discussed in the following paragraphs.

4.2.1 RESET Function

Perform the RESET Function when power is first applied and any time the MINIBUG Firmware loses program control.

Press the RESET switch (or equivalent). The MINIBUG Firmware should respond with a carriage return and a line feed character. The MINIBUG program control now is ready for an input.

4.2.2 Memory Loader Function

The memory loader function of MINIBUG loads formatted binary object tapes into memory. Figure 4-1 depicts the paper tape format. It is assumed at the start of this function that the MC6800 MPU is performing its MINIBUG control program. Figure 4-6 illustrates a typical memory loader function.

- a. Load the tape into the tape reader.
- b. Set the tape reader switch to AUTO.
- c. Enter the character L. This initiates the MINIBUG loading procedure. The MINIBUG program ignores all characters prior to the start-of-record on the tape.

Checksum Error Detection

If during the loading function, the MINIBUG Firmware detects a checksum error, it instructs the terminal to print a question mark and stops while the MPU performs the MINIBUG control program. To load the tape, the user will have to repeat the memory loader function.

4.2.3 Memory Examine and Change Function

The MINIBUG Firmware performs this function in three steps: 1) examining the contents of the selected memory location (opening the memory location); 2) changing the contents of this location, if required; and 3) returning the contents to memory (closing the memory location). The Firmware, in examining a memory location, instructs the terminal to print the contents of this memory location in hexadecimal format. The MINIBUG Firmware in this function displays each of the program instructions in machine language.

It is assumed at the start of this function that the MPU is performing its MINIBUG control program. Figure 4-7 depicts a typical Memory Examine and Change Function.

NOTE

If no memory, a ROM, or a PROM is located at the selected address, the contents of this memory address cannot be changed and the terminal will print a question mark.



FIGURE 4-7. Typical Memory Examine and Change Function



FIGURE 4-6. Typical Memory Loader Function

- a. Enter the character M. The terminal will insert a space code after the M.
- b. Enter in 4-character hexadecimal the memory address to be opened. The terminal will print a space code and then the contents of this memory location. The contents are in hexadecimal.
- c. The operator must now decide whether to change the data at this memory location. If the data is to be changed, enter the two new hexadecimal characters to be stored in this location. The new contents are stored in memory and the MPU returns to the MINIBUG control program. If the data is not to be changed, enter a carriage return character; the previous contents are returned to memory and the MPU returns to the MINIBUG control program.

4.2.4 Display Contents of MPU Registers Function

The Display Contents of MPU Registers Function enables the MINIBUG Firmware to display the contents of the MC6800 Microprocessing Unit registers for examination and change. It is assumed at the start of this function that the MPU is performing the MINIBUG control program. Figure 4-8 illustrates a typical Display Contents of MPU Registers Function.



FIGURE 4-8. Typical Contents of MPU Register Function

a. Enter the character P. The terminal will print the contents of the MPU registers in the following sequence:

SP	Contents	MPU Register
FF29	00	Condition Code Register
FF2A	00	B Accumulator
FF2B	00	A Accumulator
FF2C	00	Index Register High
FF2D	00	Index Register Low
FF2E	F0	Program Counter High
FF2F	00	Program Counter Low

b. Use the Memory Examine and Change Function in paragraph 4.2.3 to change the contents of a register.

4.2.5 Go to User's Program Function

This function enables the MPU to perform the user's program. It is assumed at the start of this function that the MPU is performing its MINIBUG control program. Figure 4-9 illustrates a typical Go to User's Program Function.

P	00	00	00	00	00	00	00	FF	29
M	000	10 F	F 7	Έ					
M	000	1 ()0 -						
М	000	15 ()0						
5									

FIGURE 4-9. Typical Go to User's Program Function

Enter the character G. The MPU will load the MPU registers with the contents identified in Paragraph 4.2.4 and then start running the user's program at the address in the program counter (locations FF2E and FF2F). The program counter may be changed using the Memory Examine and Change Function in Paragraph 4.2.3.

5.0 MIKBUG REV. 9 PROGRAM LISTING

00100 00200 00300		* *	NAM MIKBUG Rev 009 Copyright 1974 by Motorola Inc
00500		*	MIKBUG (TM)
00700 00800 00900 01000 01100 01200		* * * *	L LOAD G GO TO TARGET PROGRAM M MEMORY CHANGE P PRINT/PUNCH DUMP R DISPLAY CONTENTS OF TARGET STACK CC B A X P S
01400 01500 01600 01700 01800 01900 E000	8007 8006 8005 8004	PIASB PIADB PIAS PIAD	
02100 02200 E000 02300 E003		* I0	I/O INTERRUPT SEQUENCE LDX IOV JMP X
500 02500 E005 02700 E008			SEQUENCE N LDX NIO GET NMI VECTOR JMP X
03000 03100 E00A 03200 E00C 03300 E00F 03400 E011		LOAD	EQU * LDA A *S 3C STA A PIASB READER RELAY ON LDA A *Q 21 BSR OUTCH OUTPUT CHAR
03600 E013 03700 E015 03800 E017 03900 E019 04000 E018 04100 E01D 04200 E01F 04300 E021 04400 E023 04500 E026 04600 E028 04700 E02A 04800	 81 53 26 FA 8D 5D 81 39 27 25 81 31 26 FD 7F ABOA 8D 2D 80 02 	LOAD3	CMP A #'S BNE LOAD3 1ST CHAR NOT (S) BSR INCH READ CHAR CMP A #'9 BEQ LOAD21 CMP A #'1 BNE LOAD3 2ND CHAR NOT (1) CLR CKSM ZERO CHECKSUM BSR BYTE READ BYTE SUB A #2 STA A BYTECT BYTE COUNT
04900 E02D 05000 05100 E02F			LD ADDRESS BSR BADDR RE DATA 1 BSR BYTE

05200 05300 05400 05500 05600	E034 E036 E038	27 87	05 00		DEC BEQ STA INX BRA	A	BYTECT Load15 X Load11	ZERO BYTE COUNT Store data
05800 05900 06000 06100 06200 06300	E03B E03E E040 E042 E042	27 86 80 E04	31 44	LOAD19 Load21	BSR	A	CK5M LOAD3 #'? Outch * Contrl	PRINT QUESTION MARK
06700 06800 06900	E047 E049 E04C E04E E051 E054	87 80 87 FE	A00C 07 A00D	* BUILD Baddr	ADE BSR STA BSR STA LDX RTS	A	SS BYTE XHI BYTE XLOW XHI	READ 2 FRAMES (X) ADDRESS WE BUILT
08400	E057894 E055894 E0554 E0558 E0558 E0636 E0636 E0636	48 48 48 48 48 50 18 16	53 4C A00A A00A	* INPU1 BYTE	BSR ASL ASL ASL ASL BSR ASL BSR ASL BSR ASL BSR ASL BSR ASL BSR R STS	A A A	(TWO FRAME INHEX INHEX CKSM CKSM	ES) GET HEX CHAR
02800	E067 E068 E069 E06A			OUTHL	LSR LSR LSR LSR	A A		OUT HEX LEFT BCD DIGIT
09400 09500 09600	E068 E060 E06F E071 E073	81 23	30 39 02	OUTHR	AND ADD CMP BLS ADD	A A	‡ S F ≢ S 3 D ≢ S 3 9 0 U T C H ≢ S 7	OUT HEX RIGHT BCD DIGIT
				* OUTPL OUTCH INCH	JMP		OUTEEE	

13

10200 10300 10400 10500 10600 10700 10800	E07D E07E E08D E082	08 A6 00 81 04 26 F7	PDATA2		
$ \begin{array}{r} 1 1 3 0 0 \\ 1 1 4 0 0 \\ 1 1 5 0 0 \end{array} $	E087 E088 E088 E088 E091 E094 E099 E099 E099 E099 E099 E099 E099	CE E19D 8D F2 CE A00C 8D 37 FE A00C 8D 34 FF A00C 8D 24 20 26 8D B4 09 00 A1 00 27 DF	CHANGE	E MEMORY (M BSR BADDI LDX #MCL BSR PDATE LDX #XHI BSR OUT41 LDX XHI BSR OUT41 LDX XHI BSR OUT41 STX XHI STX STA A STA A	R BUILD ADDRESS AI C/R L/F AS PRINT ADDRESS AS PRINT DATA (OLD) SAVE DATA ADDRESS INPUT ONE CHAR ANOT SPACE INPUT NEW DATA CHANGE MEMORY ADID CHANGE
13500 13600	EOAC EOAE EOBO EOB2 EOB4 EOB6 EOB8 EOBA EOBC	80 30 28 94 81 09 2F 0A 81 11 28 8C 81 16 2E 88 80 07	* INPUT INHEX IN1HG	THEX CHAR BSR INCH SUB A *\$30 BMI C1 CMP A *\$09 BLE IN1H CMP A *\$11 BMI C1 CMP A *\$16 BGT C1 SUB A *7 RTS	NOT HEX G NOT HEX NOT HEX
14500146001470014800149001510015200	E0C1 E0C3 E0C5 E0C6 E0C8	80 A4 A6 00 08 20 A3 80 F5	OUT2H OUT2HA OUT4HS OUT2HS	BSR OUTH LDA A O,X INX BRA OUTH BSR OUT2	R OUTPUT RIGHT HEX CHAR AND R H OUTPUT 4 HEX CHAR + SPACE

15300 EOCC 86 20 15400 EOCE 20 85	OUTS LDA A Bra	\$\$20 SPACE Outch (BSR & RTS)	
15600 15700 EODO 15800 EODO 8E AD4 15900 EOD3 BF AOO 16000	2 LDS	ON SEQUENCE * #Stack Sp inz target's stack pntr	
16100 E0D6 CE 800 16200 E0D9 6C 00 16300 E0DB 86 07 16400 E0DD A7 01 16500 E0DF 6C 00 16600 E0E1 A7 02 16700 E0E3 86 34 16800 E0E5 B7 800 16900 E0E8 87 800 17000 E0EB 8E A04 17100 E0EE CE E19	4 LDX INC LDA A STA A INC STA A CONTRL LDA A 7 STA A 6 STA A 2 LDS	*PIAD(X) POINTER TO.DEVICE PIA0,XSET DATA DIR PIAD*\$71,XINIT CON PIAS0,XMARK COM LINE2,XSET DATA DIR PIADB*\$34PIASBSET CONTROL PIASB TURN REAPIADBSET TIMER INTERVAL*STACKSET CONTRL STACK POINTER*MCLOFF	۶D
17300 EDF1 8D 8B	BSR	PDATA1 PRINT DATA STRING	
17500 EOF3 8D 83 17600 EOF5 16 17700 EOF6 8D 04 17800 EOF8 C1 4C 17900 EOF8 C1 4C 17900 EOF8 26 03 18000 EOFC 7E EO0 18100 EOFF C1 4D 18200 E101 27 82 18300 E103 C1 52 18400 E105 27 18 18500 E107 C1 50 18600 E109 27 32 18700 E108 C1 47 18800 E100 26 04 18900 E10F BE A00 19000 E112 3B	CMP B BEQ CMP B BEQ CMP B BEQ CMP B BNE	INCH READ CHARACTER OUTS PRINT SPACE *'L *+5 LOAD *'M CHANGE *'R PRINT STACK *'P PUNCH PRINT/PUNCH *'G CONTRL SP RESTORE PGM'S STACK PTR GO	
19200 19300 E113 BF A00 19400 E113 BF A00 19500 19600 E116 30 19700 E117 6D 06 19800 E119 26 02 19900 E118 6A 05 20000 E11D 6A 06	SFE EQU	SOFTWARE INTERRUPT * SP SAVE TARGET'S STACK POINTE -COUNTER 6,X *+4 5,X 6,X	ER
20200 20300 E11F FE A00 20400 E122 08	* PRINT CONTE 8 PRINT LDX INX	ENTS OF STACK SP	

20700 E127 8D 20800 E129 8D 20900 E12B 8D 21000 E12D CE	A3 A1 9D 9B AB08 96	BSR OUT2HS CONDITION CODES BSR OUT2HS ACC-B BSR OUT2HS ACC-A BSR OUT4HS X-REG BSR OUT4HS P-COUNTER LDX * SP BSR OUT4HS STACK POINTER BRA CONTRL	
21400 21500 21600 21700	* * *	PUNCH DUMP PUNCH FROM BEGINING ADDRESS (BEGA) THRU END ADDRESS (ENDA)	I
21900 E134 OD E135 DA E136 OO E137 OO E138 OO E138 OO E139 OO E13A 53 E13B 31 E13C O4	MTAPE	1 FCB \$D,\$A,0,0,0,0,'S,'1,4 PUNCH FORMA	IT
22100 E13	D PUNCH	EQU *	
22300 E13D 86 22400 E13F BD		LDA A ¥3512 TURN TTY PUNCH ON JSR OUTCH OUT CHAR	
22700 E145 FF (22800 E148 B6 (A005 PUN11 A010 A004 A00F 04 10 02 0F PUN22 04 PUN23 A011	LDX BEGA STX TW TEMP BEGINING ADDRESS LDA A ENDA+1 SUB A TW+1 LDA B ENDA SBC B TW BNE PUN22 CMP A #16 BCS PUN23 LDA A #15 ADD A #4 STA A MCONT FRAME COUNT THIS RECORD SUB A #3	
23900 E163 B7 24000 24100 E166 CE 24200 E169 BD 24300 E16C 5F	ABDE * E134	SUB H *S STA A TEMP BYTE COUNT THIS RECORD PUNCH C/R,L/F,NULL,S,1 LDX *MTAPE1 JSR PDATA1 CLR B ZERO CHECKSUM	
24400 24500 E16D CE 24600 E170 8D 24700		PUNCH FRAME COUNT LDX #MCONT BSR PUNT2 PUNCH 2 HEX CHAR PUNCH ADDRESS	

24800 24900 25000	E175	8 D	20	.u. 1	LDX BSR BSR	ŧTW PUNT2 PUNT2	
25100 25200 25300 25400 25500 25600 25700 25800	E17C E17E E181 E183 E186	8 D 7 A	A00F 19 A00E F9 A00F	* FUN32	PUNCH DI LDX BSR DEC BNE STX COM B PSH B	ATA TW PUNT2 TEMP PUN32 TW	PUNCH ONE BYTE (2 FRAMES) Dec byte count
25900 26000 26100 26200 26300 26300 26400 26500	E188 E189 E18B E18C E18C E18F E190 E193	30 8D 33 FE 09 BC 26	0C ADOF ADO4 B3		TSX BSR PUL B LDX DEX CPX BNE	PUNT2 TW ENDA PUN11	PUNCH CHECKSUM Restore stack
26600	E195	20	98		BRA	C2	JMP TO CONTRL
26800 26900 27000	E197					HEX CHAR. 07X 0UT2H	, UPDATE CHECKSUM UPDATE CHECKSUM OUTPUT TWO HEX CHAR AND RTS
27020 27100		0A 14 00 00 00 2A		MCLOFF MCL		\$13 \$D,\$A,\$1	READER OFF 4,0,0,0,'*,4 C/R,L/F,PUNCH
27200 27300 27400 27500	E1A8	СE		* SAV	STX LDX RTS	XTEMP ¥PIAD	
27500 27600 27700 28000 28100 28200 28300 28400 28500 28500 28500	E1AC E1AD E1AF E1B1 E1B3 E1B3 E1B7 E1B9 E1B8	37 8D 8B 8D 8D 8D 8D 8D 8D 8D 8D	00 FC 02 3C 36 04	* INPU INEEE IN1		SAV D,X IN1 2,X DE DEL	A-REGISTER SAVE ACC-B SAV XR LOOK FOR START BIT SET COUNTER FOR HALF BIT TI START TIMER DELAY HALF BIT TIME SET DEL FOR FULL BIT TIME SET UP CNTR WITH 8

28800 28900 29000 29100 29200 29300 29400 29500 29500	E1C0 E1C1 E1C3 E1C4 E1C5 E1C7 E1C9 E1C9 E1CB E1CD	8D 2F 0D 69 00 46 5A 26 F7 8D 26 84 7F 81 7F 27 E0 20 12	IN3	BSR SEC ROL A DEC B BNE BSR A CMP A BEQ BRA	DEL D,X IN3 DEL \$\$7F \$\$7F IN1 IOUT2	WAIT ONE CHAR TIME MARK COM LINE GET BIT INTO CFF CFF TO AR WAIT FOR STOP BIT RESET PARITY BIT IF RUBOUT, GET NEXT CHAR GO RESTORE REG
	E1D2 E1D4 E1D6	37 8D D1 C6 DA 6A D0 8D 19	* OUTPI OUTEEE IOUT *		CHAR SAV *SA D,X DE	SAV BR SAV XR SET UP COUNTER SET START BIT START TIMER
	E1DC E1DE E1DF E1E0 E1E1 E1E3 E1E5 E1E5 E1E6 E1E8 E1E8 E1E0 E1E0	33	OUT1 IOUT2 IOS	BSR STA A SEC A DEC B BNE B ASL B BSR LDX B RTS	DEL D,X OUT1 2,X IOS DEL XTEMP	DELAY ONE BIT TIME PUT OUT ONE DATA BIT SET CARRY BIT SHIFT IN NEXT BIT DECREMENT COUNTER TEST FOR D TEST FOR STOP BITS SHIFT BIT TO SIGN BRANCH FOR 1 STOP BIT DELAY FOR STOP BITS RES XR RESTORE BR
32000 32100 32200	E1F1 E1F3 E1F5	6D 02 2A FC 6C 02 6A 02 39	* DEL DE	TST BPL INC DEC RTS	2,X DEL 2,X 2,X	IS TIME UP RESET TIMER
32600 32700 32800 33000 33100 33200 33200 33300 33400 33500 33600 33700	E1FA E1FC E1FE A000 A000 A002 A004 A006 A008 A009	E000 E113 E005 E0D0 0002 0002 0002 0002 0002 0001 0001 0	IOV BEGA ENDA NIO SP CKSM	FDB FDB FDB FDB RDB RMB RMB RMB RMB RMB RMB RMB RMB RMB RM	I 0 SFE P 0 W D W N S T A R T S A D O D 2 2 2 2 2 1 1 1 1	IO INTERRUPT POINTER BEGINING ADDR PRINT/PUNCH ENDING ADDR PRINT/PUNCH NMI INTERRUPT POINTER S-HIGH S-LOW CHECKSUM

33800 A	0 08 0	001	BYTECT	RMB	1	BYTE	COUNT	
33900 A	00C 0	001	XHI	RMB	1	XREG	HIGH	
34000 A	00D C	001	XLOW	RMB	1	XREG	LOW	
34100 A	00E 0	001	TEMP	RMB	1	CHAR	COUNT	(INADD)
34200 A	00F 0	002	ΤW	RMB	2	TEMP/		
34300 A	011 0	001	MCONT	RMB	1	TEMP		
34400 A	012 0	002	XTEMP	RMB	2	X-REG	TEMP	STORAGE
34500 A	014 0	02E		RMB	46			
34600 AI	042 0	001	STACK	RMB	1	STACK	POINT	ER

35000

END

SYMBOL TABLE

PIASB	8007	PIADB	8006	PIAS	8005	PIAD	8004	IO	E000
POWDWN	E005	LOAD	EOOA	LOAD3	E013	LOAD11	E02F	LOAD15	E03B
LOAD19	E040	LOAD21	E044	C1	E044	BADDR	E047	BYTE	E055
OUTHL	E0 6 7	OUTHR	E068	OUTCH	E075	INCH	E078	PDATA2	E078
FDATA1	E07E	CHANGE	E085	CHA51	ED87	INHEX	EDAA	IN1HG	EDBE
OUT2H	E0 BF	OUT2HA	E001	OUT4HS	EOC8	OUT2HS	EOCA	OUTS	EOCC
START	EODO	CONTRL	EOE3	SFE	E113	PRINT	EliF	C 2	E132
MTAPE1	E134	PUNCH	E13D	PUNII	E148	PUN22	E15A	PUN23	E15C
PUN32	E17C	PUNT2	E197	MCLOFF	E19C	MCL	E19D	SAV	E1A5
INEEE	EIAC	IN1	EIAF	IN3	EIBE	OUTEEE	EIDI	IOUT	E1D4
OUTI	EIDA	IOUT2	E1E3	IOS	EIEA	DEL	E1EF	DE	E1F3
IOV	A 0 0 0	BEGA	A 0 0 2	ENDA	8004	NIO	A006	SP	A008
CKSM	A 0 0 A	BYTECT	ACOB	XHI	A00C	XLOW	ADDD	TEMP	AQQE
ΤW	AOOF	MCONT	A011	XTEMP	A012	STACK	A042		

6.0 MINIBUG REV. 4 PROGRAM LISTING

00100 00110 00120 00140 00180 FCF4 00190 FCF5 00200 FE00 00210	 MINI-BUG COPYWRITE 1973 REV 004 (USED ACIACS EQU 01 ACIADA EQU AC 	
00220 00230 FE00 B6 FCF4 00240 FE03 47 00250 FE04 24 FA 00260 FE06 B6 FCF5 00270 FE09 84 7F 00280 FE0B 81 7F 00290 FE0D 27 F1 00300 FE0F 7E FEAE	INCH LDA A AC ASR A BCC IN LDA A AC AND A #\$ CMP A #\$ BEQ IN	INTO A-REGISTER IACS CH RECEIVE NOT READY IADA INPUT CHARACTER 7F RESET PARITY BIT 7F CH RUBOUT; IGNORE TCH ECHO CHAR
00320 00330 FE12 8D EC 00340 FE14 81 30 00350 FE16 2B 52 00360 FE18 81 39 00370 FE18 81 39 00370 FE18 2F 0A 00380 FE1C 81 41 00390 FE1E 2B 4A 00400 FE20 81 46 00410 FE22 2E 46 00420 FE24 80 07 00430 FE26 39	CMP A #\$ BMI C1 CMP A #\$ BLE IN CMP A #\$ BMI C1	CH 30 39 1HG 41 NOT HEX 46 NDT HEX
00450 FE27 86 D1 00460 FE29 B7 FCF4 00470 FE2C 86 11 00480 FE2E 8D 7E	STA A AC LDA A କଢ	D1 TURN READER ON IACS 21 TCH
00500 FE30 8D CE 00510 FE32 81 53 00520 FE34 26 FA 00530 FE36 8D C8 00540 FE38 81 39 00550 FE3A 27 25 00560 FE3C 81 31 00570 FE3E 26 F0 00580 FE40 7F FF32 00590 FE43 8D 36 00600 FE45 80 02	CMP A #1 BNE LO BSR IN CMP A #1 BEQ LO CMP A #1 BNE LO CLR CK	AD3 1ST CHAR NOT (S) CH READ CHAR 9 AD21 1 AD3 2ND CHAR NOT (1) SM ZERO CHECKSUM TE READ BYTE
00610 FE47 B7 FF33 00620 00630 FE4A 8D 21 00640 00650 FE4C 8D 2D 00660 FE4E 7A FF33	STA A BY • BUILD ADDRESS BSR BA • STORE DATA LOAD11 BSR BY	TECT BYTE COUNT IDDR TE TECT

MINIBL	JG REV	'. 4 P	ROGR	AM LISTIN	IG (con	tinue	d)	
00670 00680 00690	FE53 FE55	A7 08	00		BEQ STA INX		×	ZERO BYTE COUNT STORE DATA
00700	FE56	20	F4		BRA		LOAD11	
00730 00740 00750	FE5B FE5D FE5F	27 86 8D	D3 3F 4D	LOAD15 LOAD19 LOAD21	BEQ LDA BSR		CKSM LOAD3 ⇔1? DUTCH ⇔\$B1	PRINT QUESTION MARK TURN READER OFF
00770 00780 00790 00800	FE66 FE68	86 8D	13 44	C1	STA LDA BSR JMP	A	ACIACS #@23 DUTCH CONTRL	
		1 6			2111			
00820				+ BUILI) AD1		22	
	FE6F	B 7	FF34	BADDR	BSR STA BSR		BYTE XHI BYTE	READ 2 FRAMES
00860 00870 00880	FE77	FE			STA LDX RTS	A	XLO₩ XHI	(X) ADDRESS WE BUILT
00900					r nvi		(TWD FRAME	
00910 00920 00930 00940	FE7D FE7E FE7F	48 48 48	95		BSR ASL ASL ASL	A A A	INHEX	GET HEX CHAR
00950 00960 00970	FE81 FE82	16 8D			ASL TAB BSR		INHEX	
00980 00990 01000	FE86 FE87	1B 16			AND ABA TAB			MASK TO 4 BITS
01010 01020 01030	FE8B	F7			ADD STA RTS		CKSM CKSM	
						- 2001		
01050 01060	FE8F	8D	DC	+ CHHNI CHANGE		- 1111	RY (M AAAA BADDR	H DD MM) BUILD ADDRESS
01070 01080					BSR BSR		DUTS DUT2HS	PRINT SPACE
01080					BSR		BYTE	
01100			0.0		DEX STA	a	X	
01120	FE9A	A1	00		CMP		X	
01130 01140					BNE BRA		LOAD19 Contrl	MEMORY DID NOT CHANGE
01160				DUTHL	LSR			OUT HEX LEFT BCD DIGIT
01170	FEH1	44			LSR	H		

01180 FEA2 01190 FEA3			LSR A LSR A		
01210 FEA4 01220 FEA6 01230 FEA6 01240 FEA6 01250 FEA6	8130 8139 2302	DUTHR	AND A ADD A CMP A BLS ADD A	#\$\$F #\$30 #\$39 DUTCH #\$7	DUT HEX RIGHT BCD DIGIT
01270 01280 FEAE 01290 FEAE 01300 FEB3 01310 FEB3 01320 FEB4 01330 FEB6	F6 FCF4 57 57 24 F9	DUTCH DUTC1	JT ONE (PSH B LDA B ASR B ASR B BCC STA A	CHAR ACIACS DUTC1 ACIADA	SAVE B-REG XMIT NOT READY DUTPUT CHARACTER
01340 FEB9 01350 FEBP			PUL B RTS		RESTORE B-REG
01370 FEBH 01380 FEBH 01390 FEBH 01400 FEC1	8D E1 A6 00 8D E1	ООТЕН	LDA A BSR LDA A BSR	0,X DUTHL 0,X DUTHR	OUTPUT 2 HEX CHAR DUT LEFT HEX CHAR DUT RIGHT HEX CHAR
01410 FEC3 01420 FEC4			INX RTS		
01450 FEC5 01460 FEC7 01470 FEC9	86 20	OUT2HS OUTS	BSR LDA A BRA	ООТ2Н \$\$20 ООТСН	DUTPUT 2 HEX CHAR + SPACE SPACE (BSR & RTS)
01500 01510 FECE	30	+ PRIN PRINT	T CONTER	NTS OF STI	ACK
01520 FECC 01530 FECF	FF FF30	(KIII)	STX LDA B	SP #9	SAVE STACK POINTER
01540 FED1 01550 FED3 01560 FED4	58	PRINT2	DEC B	DUT2HS PRINT2	OUT 2 HEX & SPACE
01590 01600	FED6	START	EQU	ON SEQUEI +	NCE
01610 01620 FED6 01630 FED8		♦ INZ F	LDA A Sta A	#\$B1 ACIACS	SET SYSTEM PARAMETERS

01650	FEDB	8E	FF28 CONTRL	LDS	#STACK	SET STACK POINTER
01660	FEDE	86	OD	LDA A	#\$D	CARRIAGE RETURN

01670 FEE0 01680 FEE2 01690 FEE4	86 OA	BSR LDA BSR	A	OUTCH #\$A OUTCH	LINE FEED
01710 FEE6 01720 FEE9)O JSR TAB		INCH	READ CHARACTER
01730 FEEA	8D DB	BSR		OUTS	PRINT SPACE
01740 FEEC	C1 4C	CMP	В	#′L	
01750 FEEE	26 03	BNE		++5	
01760 FEF0	7E FE2	27 JMP		LOAD	
01770 FEF3	C1 4D	CMP	В	⇔rM	
01780 FEF5	27 98	BEQ		CHANGE	
01790 FEF7	C1 50	CMP	В	#1P	
01800 FEF9	27 DO	BEQ		PRINT	STACK
01810 FEFB	C1 47	CMP	В	≎ ′6	
01820 FEFD	26 DC	BNE		CONTRL	
01830 FEFF	ЗВ	RTI			60

01860 FF00			ORG	\$FF00	
01870 FF00	8200		RMB	40	
01880 FF28	0001	STACK	RMB	1	STACK POINTER
01890		+ REGIS	STERS FO	JR 60	
01900 FF29	0001		RMB	1	CONDITION CODES
01910 FF2A	0001		RMB	1	B ACCUMULATOR
01920 FF2B	0001		RMB	1	A
01930 FF2C	0001		RMB	1	X-HIGH
01940 FF2D	0001		RMB	1	X-LOW
01950 FF2E	0001		RMB	1	P-HIGH
01960 FF2F	0001		RMB	1	P-LOW
01970 FF30	0001	SP	RMB	1	S-HIGH
01980 FF31	0001		RMB	1	S-LOW
01990		+ END F	REGISTER	RS FOR GO	
02000 FF32	0001	CKSM	RMB	1	CHECKSUM
02010 FF33	0001	BYTECT	RMB	1	BYTE COUNT
02020 FF34	0001	XHI	RMB	1	XREG HIGH
02030 FF35	0001	XLOW	RMB	1	XREG LOW
02070			END		

SYMBOL TABLE

ACIACS	FCF4	ACIADA	FCF5	INCH	FE00	INHEX	FE12	IN1HG	FE26
LOAD	FE27	LOADS	FE30	LOAD11	FE4C	LOAD15	FE58	LOAD19	FE5D
LOAD21	FE61	C1	FE6A	BADDR	FE6D	BYTE	FE7B	CHANGE	FE8F
OUTHL	FEA0	OUTHR	FEA4	ООТСН	FERE	OUTC1	FEAF	DUT2H	FEBB
DUT2HS	FEC5	OUTS	FEC7	PRINT	FECB	PRINT2	FED1	START	FED6
CONTRL	FEDB	STACK	FF28	SP	FF30	CKSM	FF32	BYTECT	FF33
XHI	FF34	XLOW	FF35						
STOP									

