REJ09B0016-0120Z

Indware

Manu





RENESAS 16-BIT CMOS SINGLE-CHIP MICROCOMPUTER M16C FAMILY / M16C/60 SERIES

Before using this material, please visit the our website to confirm that this is the most current document available.

Rev. 1.20 Revision date: Sep. 11, 2003 RenesasTechnology www.renesas.com

Keep safety first in your circuit designs!

 Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
- Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (http://www.renesas.com).

- When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.
- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/ or the country of destination is prohibited.
- Please contact Renesas Technology Corporation for further details on these materials or t he products contained therein.

How to Use This Manual

This hardware manual provides detailed information on features in the M16C/62 Group (M16C/62P) microcomputer.

Users are expected to have basic knowledge of electric circuits, logical circuits and microcomputer.

Each register diagram contains bit functions with the following symbols and descriptions.



*1

Blank: Set to "0" or "1" according to your intended use

- 0: Set to "0"
- 1: Set to "1"
- X: Nothing is assigned

*2

- RW: Read and write
- RO: Read only
- WO: Write only
- -: Nothing is assigned

*3

Terms to use here are explained as follows.

• Nothing is assigned

Nothing is assigned to the bit concerned. When write, set to "0" for new function in future plan.

Reserved bit

Reserved bit. Set the specified value.

Avoid this setting

The operation at having selected is not guaranteed.

- Function varies depending on each operation mode Bit function varies depending on peripheral function mode.
 - Refer to register diagrams in each mode.

M16C Family Documents

Document	Contents			
Short Sheet	Hardware overview			
Data Sheet	Hardware overview and electrical characteristics			
Hardware Manual	Hardware specifications (pin assignments, memory maps, specifications of peripheral func- tions, electrical characteristics, timing charts)			
Software Manual	Detailed description about instructions and mi- crocomputer performance by each instruction			
Application Note	 Application examples of peripheral functions Sample programs Introductory description about basic functions in M16C family Programming method with the assembly and C languages 			

Table of Contents

Quick Reference to Pages Classified by Address	B-1
Overview	1
Applications	1
Performance Outline	2
Block Diagram	3
Product List	4
Pin Configuration	6
Pin Description	9
Memory	11
Central Processing Unit (CPU)	12
SFR	14
Reset	20
Hardware Reset	20
Software Reset	21
Voltage Detection Circuit	24
Voltage Down Detection Interrupt	27
Processor Mode	29
(1) Types of Processor Mode	29
(2) Setting Processor Modes	29
Bus	33
Bus Mode	
Bus Control	
Memory Space Expansion Function	44
(1) 1 Mbyte Mode	44
(2) 4 Mbyte Mode	
Clock Generation Circuit	51
(1) Main Clock	58
(2) Sub Clock	59

Clock Output Function	62
Power Control	63
(1) Normal Operation Mode	63
(2) Wait Mode	64
(3) Stop Mode	66
System Clock Protective Function	71
How to Use Oscillation Stop and Re-oscillation Detect Function	73
Protection	74
Interrupts	75
Type of Interrupts	75
Software Interrupts	76
Hardware Interrupts	77
Interrupts and Interrupt Vector	78
Interrupt Control	80
Interrupt Sequence	83
Variation of IPL when Interrupt Request is Accepted	84
Interrupt Response Time	84
Saving Registers	85
Returning from an Interrupt Routine	87
Interrupt Priority	87
Interrupt Priority Resolution Circuit	87
INT Interrupt	89
NMI Interrupt	90
Key Input Interrupt	90
Address Match Interrupt	91
Watchdog Timer	93
DMAC	95

1. Transfer Cycles	
2. DMA Transfer Cycles	
3. DMA Enable	
4. DMA Request	
5. Channel Priority and DMA Transfer Timing	
Timers	105
Timer A	107
1. Timer Mode	
2. Event Counter Mode	
3. One-shot Timer Mode	
4. Pulse Width Modulation (PWM) Mode	
Timer B	121
1. Timer Mode	
2. Event Counter Mode	
3. Pulse Period and Pulse Width Measurement Mode	
Three-phase Motor Control Timer Function	127
Serial I/O	137
Clock Synchronous serial I/O Mode	
Clock Asynchronous Serial I/O (UART) Mode	
Special Mode 1 (I ² C mode)	
Special Mode 2	
Special Mode 3 (IE mode)	
Special Mode 4 (SIM Mode) (UART2)	
SI/O3 and SI/O4	
A-D Converter	187
(1) One-shot Mode	
(2) Repeat mode	
(3) Single Sweep Mode	
(4) Repeat Sweep Mode 0	
(5) Repeat Sweep Mode 1	
D-A Converter	203
CRC Calculation A-3	205
A-3	

Programmable I/O Ports	207
(1) Port Pi Direction Register (PDi Register, i = 0 to 13)	207
(2) Port Pi Register (Pi Register, i = 0 to 13)	207
(3) Pull-up Control Register 0 to Pull-up Control Register 2 (PUR0 to PUR2 Registers)	207
(4) Port Control Register	207
Electrical Characteristics	220
Electrical Characteristics (Vcc1 = Vcc2 = 5V)	225
Electrical Characteristics (Vcc1 = Vcc2 = 3V)	242
Flash Memory Version	259
Memory Map	261
Boot Mode	262
Functions To Prevent Flash Memory from Rewriting	
ROM Code Protect Function	262
ID Code Check Function	262
CPU Rewrite Mode	264
• EW0 Mode	265
• EW1 Mode	265
Software Commands	273
Data Protect Function	278
Status Register	278
Full Status Check	
Standard Serial I/O Mode	
Parallel I/O Mode	289
User ROM and Boot ROM Areas	289
ROM Code Protect Function	289
Package Dimensions	290
Register Index	295

M16C/62 Group (M16C/62P) Usage Notes Reference Book

For the most current Usage Notes Reference Book, please visit our website.

Quick Reference to Pages Classified by Address

Address	Register	Symbol	Page	Address	Register	Symbol	Page
000016				004016			
000116				004116			
000216				004216			
000316		D 140	00	004316		IN IT OLO	
	Processor mode register 0	PM0	30	004416	INT3 interrupt control register	INT3IC	81
	Processor mode register 1	PM1	31	004516	Timer B5 interrupt control register	TB5IC	81
	System clock control register 0	CM0	53	004616	Timer B4 interrupt control register,	TB4IC,	81
	System clock control register 1	CM1	54		UART1 BUS collision detection interrupt control register	U1BCNIC	
	Chip select control register	CSR	34	004716	Timer B3 interrupt control register,	TB3IC,	81
	Address match interrupt enable register	AIER	92		UARTO BUS collision detection interrupt control register	UOBCNIC	
	Protect register	PRCR	74	004816	SI/O4 interrupt control register INT5 interrupt control register	S4IC, INT5IC	81
	Data bank register	DBR	44	0040			
000C16 000D16	Oscillation stop detection register	CM2	55	004916	SI/O3 interrupt control register,	S3IC,	81
	Watchdog timer start register	WDTS	94	004A16	INT4 interrupt control register	INT4IC	04
		WDC	24, 94	004A16 004B16	UART2 Bus collision detection interrupt control register DMA0 interrupt control register	BCNIC DM0IC	<u>81</u> 81
001016	Watchdog timer control register	WDC	24, 94	004D16		DMIDIC DM1IC	81
	Address match interrupt register 0	RMAD0	92			KUPIC	81
001216			02	004E16		ADIC	81
001216				004E16	UART2 transmit interrupt control register	S2TIC	81
001316				0041-16	UART2 receive interrupt control register	S2RIC	81
	Address match interrupt register 1	RMAD1	92	005016	UART0 transmit interrupt control register	SOTIC	81
001516			~~	005116	UART0 receive interrupt control register	SORIC	81
001716				005316	UART1 transmit interrupt control register	S1TIC	81
001716				005316	UART1 receive interrupt control register	S1RIC	81
	Voltage detection register 1	VCR1	25	005516	Timer A0 interrupt control register	TAOIC	81
	Voltage detection register 2	VCR2	25	005616	Timer A1 interrupt control register	TAIIC	81
	Chip select expansion control register	CSE	40	005716	Timer A2 interrupt control register	TA2IC	81
	PLL control register 0	PLC0	57	005816	Timer A3 interrupt control register	TA3IC	81
001D16		1 200		005916	Timer A4 interrupt control register	TA4IC	81
	Processor mode register 2	PM2	56	005A16	Timer B0 interrupt control register	TB0IC	81
	Voltage down detection interrupt register		25	005B16	Timer B1 interrupt control register	TB1IC	81
002016	volage down detection interrupt register		20	005C16	Timer B2 interrupt control register	TB2IC	81
002116	DMA0 source pointer	SAR0	99	005D16	INTO interrupt control register	INTOIC	81
002216				005E16	INT1 interrupt control register	INT1IC	81
002316				005F16	INT2 interrupt control register	INT2IC	81
002416				006016			
	DMA0 destination pointer	DAR0	99	006116			
002616				006216			
002716				006316			
002816	DMA0 transfer counter	TCR0	99	006416			
002916	DMA0 transfer counter	ICRU	99	006516			
002A16				006616			
002B16				006716			
002C16	DMA0 control register	DM0CON	98	006816			
002D16	-			006916			
002E16				006A16			
002F16				006B16			L
003016				006C16			I
	DMA1 source pointer	SAR1	99	006D16			
003216				006E16			I
003316				006F16			
003416		_		007016			
	DMA1 destination pointer	DAR1	99	007116			I
003616				007216			
003716				007316			
003816	DMA1 transfer counter	TCR1	99	007416			I
003916				007516			I
003A16				007616			I
003B16		DIMOG		007716			l
	DMA1 control register	DM1CON	98	007816			
003D16			└─── ┤	007916			l
003E16				007A16			l
003F16				007B16			
lote: The	blank areas are reserved and cannot be acces	sed by users.		007C16			l
				007D16			<u> </u>
				007E16			I

Quick Reference to Pages Classified by Address

Address	Register	Symbol	Page	Address	Register	Symbol	Page
008016				034016	Timer B3, 4, 5 count start flag	TBSR	122
008116				034116			
008216				034216	Timer A1-1 register	TA11	132
008316				034316			
008416				034416	Timer A2-1 register	TA21	132
008516				034516			
008616				034616	Timer A4-1 register	TA41	132
≓ ≈			-	0347 ₁₆	Three-phase PWM control register 0	INVC0	129
ĩ				034816	Three-phase PWM control register 0	INVC0	130
01B016				034916 034A16	Three-phase output buffer register 0	IDB0	131
01B116				034B16	Three-phase output buffer register 1	IDB1	131
01B216				034C16	Dead time timer	DTT	131
01B316				034D16	Timer B2 interrupt occurrence frequency set counter	ICTB2	132
01B416	Flash identification register (Note 2)	FIDR	267	034E16			
01B516	Flash memory control register 1 (Note 2)		267	034F16			
01B616				035016	Time a DO se sister	TDO	122
01B7 ₁₆	Flash memory control register 0 (Note 2)	FMR0	267	035116	Timer B3 register	TB3	122
01B816				035216	Time B A se sister	TD 4	122
01B916	Address match interrupt register 2	RMAD2	92	035316	Timer B4 register	TB4	122
01BA16				035416	Timor D5 register	TDE	122
01BB16	Address match interrupt enable register 2	AIER2	92	035516	Timer B5 register	TB5	122
01BC16	-			035616			
01BD16	Address match interrupt register 3	RMAD3	92	035716			
01BE16				035816			
01BF16				035916			
				035A16			
≈			=	= 035B16	Timer B3 mode register	TB3MR	121
				035C16	Timer B4 mode register	TB4MR	121
025016				035D16	Timer B5 mode register	TB5MR	121
025116				035E16	Interrupt cause select register 2	IFSR2A	89
025216				035F16	Interrupt cause select register	IFSR	89
025316				036016	SI/O3 transmit/receive register	S3TRR	183
025416				036116			
025516				036216	SI/O3 control register	S3C	183
025616				036316	SI/O3 bit rate generator	S3BRG	183
025716				036416	SI/O4 transmit/receive register	S4TRR	183
025816				036516			
025916				036616	SI/O4 control register	S4C	183
025A16				036716	SI/O4 bit rate generator	S4BRG	183
025B16				036816			
025C16				036916			
025D16				036A16			
025E16	Peripheral clock select register	PCLKR	56	036B16			
025F16				036C16	UART0 special mode register 4	U0SMR4	145
				036D16	UART0 special ode register 3	U0SMR3	144
~			=		UART0 special mode register 2	U0SMR2	144
				036F16	UART0 special mode register	UOSMR	143
033016				037016	UART1 special mode register 4	U1SMR4	145
033116				037116	UART1 special mode register 3	U1SMR3	144
033216				037216	UART1 special mode register 2	U1SMR2	144
033316				037316	UART1 special mode register	U1SMR	143
033416				037416	UART2 special mode register 4	U2SMR4	145
033516				037516	UART2 special mode register 3	U2SMR3	144
033616				037616	UART2 special mode register 2	U2SMR2	144
033716				037716	UART2 special mode register	U2SMR	143
033816				037816	UART2 transmit/receive mode register	U2MR	141
033916				037916	UART2 bit rate generator	U2BRG	140
033A16				037A16	UART2 transmit buffer register	U2TB	140
033B16				037B16			
033C16				037C16	UART2 transmit/receive control register 0	U2C0	141
033D16				037D16	UART2 transmit/receive control register 1	U2C1	142
033E16 033F16				037E16	UART2 receive buffer register	U2RB	140
			1	037F16	• ···		1

Note 1: The blank areas are reserved and cannot be accessed by users. Note 2: This register is included in the flash memory version.

Quick Reference to Pages Classified by Address

Address	Register	Symbol	Page
038016	Count start flag	TABSR	108, 122, 133
038116	Clock prescaler reset flag	CPSRF	109, 122
038216	One-shot start flag	ONSF	109
038316	Trigger select register	TRGSR	109, 133
038416	Up-down flag	UDF	108
038516	-		
038616 038716	Timer A0 register	TA0	108
038816 038916	Timer A1 register	TA1	108, 132
038A16 038B16	Timer A2 register	TA2	108, 132
038C16 038D16	Timer A3 register	TA3	108
038E16 038F16	Timer A4 register	TA4	108, 132
039016 039116	Timer B0 register	тво	122
039216 039316	Timer B1 register	TB1	122
039416 039516	Timer B2 register	TB2	122, 133
039616	Timer A0 mode register	TA0MR	107
039716	Timer A1 mode register	TA1MR	107, 134
039816	Timer A2 mode register	TA2MR	107, 134
039916	Timer A3 mode register	TA3MR	107
039A16	Timer A4 mode register	TA4MR	107, 134
039B16	Timer B0 mode register	TB0MR	121
039C16	Timer B1 mode register	TB1MR	121
039D16	Timer B2 mode register	TB2MR	121, 134
039E16	Timer B2 special mode register	TB2SC	132
039F16			
03A016	UART0 transmit/receive mode register	U0MR	141
03A116	UART0 bit rate generator	U0BRG	140
03A216 03A316	UART0 transmit buffer register	UOTB	140
03A416	UART0 transmit/receive control register 0	UOCO	141
03A516	UART0 transmit/receive control register 1	U0C1	142
03A616 03A716	UART0 receive buffer register	UORB	140
03A816	UART1 transmit/receive mode register	U1MR	141
03A916	UART1 bit rate generator	U1BRG	140
03AA16 03AB16	UART1 transmit buffer register	U1TB	140
03AC16	UART1 transmit/receive control register 0	U1C0	141
03AD16	UART1 transmit/receive control register 1	U1C1	142
03AE16 03AF16	UART1 receive buffer register	U1RB	140
03B016 03B116	UART transmit/receive control register 2	UCON	143
03B216			
03B316			
03B416		1	
03B516			1
03B616			
03B716			1
03B816	DMA0 request cause select register	DM0SL	97
03B916			51
03BA16	DMA1 request cause select register	DM1SL	98
300/10	Dimit i request cause select register		
03884c			
03BB16 03BC16	CRC data register	CRCD	205
	CRC data register CRC input register	CRCD CRCIN	205 205

Address	Register	Symbol	Page
03C016 03C116	A-D register 0	AD0	190
03C216 03C316	A-D register 1	AD1	190
03C416 03C516	A-D register 2	AD2	190
03C616	A-D register 3	AD3	190
03C7 ₁₆ 03C8 ₁₆	A-D register 4	AD4	190
03C9 ₁₆ 03CA ₁₆ 03CB ₁₆	A-D register 5	AD5	190
03CC16 03CD16	A-D register 6	AD6	190
03CE16 03CF16	A-D register 7	AD7	190
03D016 03D116			
03D216			
03D316 03D416	A-D control register 2	ADCON2	190
03D516 03D616 03D716	A-D control register 0 A-D control register 1	ADCON0 ADCON1	189 189
03D716 03D816 03D916	D-A register 0	DA0	204
03DA16	D-A register 1	DA1	204
	D-A control register	DACON	204
03DD16 03DE16	Port P14 control register Pull-up control register 3	PC14 PUR3	215 215
03E016	Port P0 register	P0	214
	Port P1 register Port P0 direction register	P1 PD0	214 213
03E3 ₁₆ 03E4 ₁₆	Port P1 direction register Port P2 register	PD1 P2	213 214
03E516 03E616	Port P3 register Port P2 direction register	P3 PD2	214 213
03E716		PD3 P4	213 214
03E916	Port P5 register	P5	214
	Port P4 direction register Port P5 direction register	PD4 PD5	213 213
	Port P6 register Port P7 register	P6 P7	214 214
03EE16	Port P6 direction register	PD6	213
03EF16 03F016	Port P7 direction register Port P8 register	PD7 P8	213 214
03F116	Port P9 register	P9	214
03F216	Port P8 direction register	PD8	213
03F3 ₁₆ 03F4 ₁₆	Port P9 direction register Port P10 register	PD9 P10	213 214
03F516	Port P11 register	P11	214
03F616	Port P10 direction register	PD10	213
03F7 ₁₆	Port P11 direction register	PD11	213
03F816	Port P12 register	P12	214
03F916	Port P13 register	P13	214
03FA ₁₆ 03FB ₁₆	Port P12 direction register Port P13 direction register	PD12 PD13	213 213
03FB16 03FC16	Pull-up control register 0	PUR0	213
03FD16		PUR1	216
	Pull-up control register 2	PUR2	216
03FF16		PCR	217

Note : The blank areas are reserved and cannot be accessed by users.

Overview

The M16C/62 group (M16C/62P) of single-chip microcomputers are built using the high-performance silicon gate CMOS process using a M16C/60 Series CPU core and are packaged in a 100-pin and 128-pin plastic molded QFP. These single-chip microcomputers operate using sophisticated instructions featuring a high level of instruction efficiency. With 1M bytes of address space, they are capable of executing instructions at high speed. In addition, this microcomputer contains a multiplier and DMAC which combined with fast instruction processing capability, makes it suitable for control of various OA, communication, and industrial equipment which requires high-speed arithmetic/logic operations.

Applications

Audio, cameras, office/communications/portable/industrial equipment, etc

Specifications written in this manual are believed to be accurate, but are not guaranteed to be entirely free of error. Specifications in this manual may be changed for functional or performance improvements. Please make sure your manual is the latest edition.



Performance Outline

Table 1.1.1 lists performance outline of M16C/62P group. Table 1.1.1. Performance outline of M16C/62P group

	Performance outline of M16 Item		Performance		
Number of ba	sic instructions	91 instructions			
Shortest instruction execution time		41.7 ns (f(BCLK)= 24MHz, Vcc1= 3.0V to 5.5V)			
		100 ns (f(BCLK)=	10MHz, Vcc1= 2.7V to 5.5V)		
Memory	ROM	(See the product li			
capacity	RAM	(See the product li	ist)		
I/O port	100-pin version	8 bits x 10, 7 bits x	x 1 P0 to P5: VCC2 ports		
-	P0 to P10 (except P85)		P6 to P10: Vcc1 ports		
	128-pin version	8 bits x 13, 7 bits x	1, P0 to P5, P12, P13: VCC2 ports		
	P0 to P14 (except P85)	2 bits x 1	P6 to P10, P11, P14: Vcc1 ports		
Input port	P85	1 bit x 1 (NMI pin I	level judgment): VCC1 ports		
Multifunction	timer				
	Output	16 bits x 5 channe	els (TA0, TA1, TA2, TA3, TA4)		
	Input		els (TB0, TB1, TB2, TB3, TB4, TB5)		
Serial I/O	•		TO, UART1, UART2)		
		,	hronous, I ² C bus ¹ (option ⁴), or IEBus ² (option4)		
		2 channels (SI/O3			
		Clock synchron			
A-D converte	r	10 bits x (8 x 3 + 2			
D-A converter		8 bits x 2	,		
DMAC		2 channels (trigge	r: 25 sources)		
CRC calculati	on circuit	CRC-CCITT			
Watchdog tim		15 bits x 1 (with prescaler)			
Interrupt			rnal sources, 4 software sources, 7 levels		
Clock genera	tion circuit	4 circuits			
genera		• Main clock (These circuits contain a built-in feedback			
		Sub-clock (resistor and external ceramic/quartz oscillator)			
		Ring oscillator(main-clock oscillation stop detect function)			
		PLL frequency synthesizer			
Voltage detec	tion circuit	Present (option ⁴)			
Power supply v			VCC2=3.0V to VCC1(f(BCLK)=24MHZ)		
	onage		5.5V (f(BCLK)=10MHz)		
Flash memory	Program/erase voltage	3.3V ± 0.3V or 5.0V			
i laon memory	Number of program/erase				
Power consur		100 times, 10000 times ³ (option ⁴) 14mA (Vcc1=Vcc2=5V, f(BCLK)=24MHz)			
		8mA (VCC1=VCC2=3V, f(BCLK)=24MHZ)			
		1.8 μ A (VCC1=VCC2=3V, f(XCIN)=32kHz, when wait mode)			
I/O	I/O withstand voltage	5.0V			
characteristics	_	5mA			
Memory expansion Operating ambient temperature		Available (to 4M bytes) -20 to 85°C			
Operating ambient temperature		-20 to 85°C -40 to 85°C (option ⁴)			
Device configuration		CMOS high performance silicon gate			
Package	urauUII	100-pin and 128-pin plastic mold QFP			
i acraye		יטט-אוו מוע וצט-אוו אמטוט ווטע ערד			

Notes:

1. I²C bus is a registered trademark of Koninklijke Philips Electronics N. V.

2. IEBus is a registered trademark of NEC Electronics Corporation.

3. Block 1 and block A are a 10,000 times of programming and erasure. All other blocks are guaranteed of 1,000 times of programming and erasure. (Under development; mass production scheduled to start in the 3rd quarter of 2003)

4. If you desire this option, please so specify.



Block Diagram

Figure 1.1.1 is a block diagram of the M16C/62P group.



Figure 1.1.1. Block Diagram



Product List

Tables 1.1.2 and 1.1.3 list the M16C/62P group products and Figure 1.1.2 shows the type numbers, memory sizes and packages.

Fable 1.1.2. Product Lis	t (1)			As of April 2003
Type No.	ROM capacity	RAM capacity	Package type	Remarks
M30622M6P-XXXFP		4K bytes	100P6S-A	
M30622M6P-XXXGP			100P6Q-A	
M30622M8P-XXXFP			100P6S-A	
M30622M8P-XXXGP	64K bytes	4K bytes	100P6Q-A	
M30622MAP-XXXFP	96K bytes		100P6S-A	
M30622MAP-XXXGP	T Sor Dyles	5K bytes	100P6Q-A	
M30620MCP-XXXFP	129K bytoc		100P6S-A	
M30620MCP-XXXGP	T TZOK bytes	10K bytes	100P6Q-A	
M30622MEP-XXXFP	r		100P6S-A	
M30622MEP-XXXGP		12K bytes	100P6Q-A	
M30623MEP-XXXGP			128P6Q-A	
M30622MGP-XXXFP			100P6S-A	
M30622MGP-XXXGP		12K bytes	100P6Q-A	
M30623MGP-XXXGP	0 - 01 ()		128P6Q-A	
M30624MGP-XXXFP	256K bytes		100P6S-A	
M30624MGP-XXXGP		20K bytes	100P6Q-A	MASK ROM version
M30625MGP-XXXGP	٢	,	128P6Q-A	
M30622MWP-XXXFP	٢		100P6S-A	
M30622MWP-XXXGP		16K bytes	100P6Q-A	
M30623MWP-XXXGP	r		128P6Q-A	
M30624MWP-XXXFP			100P6S-A	
M30624MWP-XXXGP	320K bytes	24K bytes	100P6Q-A	
M30625MWP-XXXGP	SZOR Dytes		128P6Q-A	
M30626MWP-XXXFP	٢		100P6S-A	
M30626MWP-XXXGP	٢	31K bytes	100P6Q-A	
M30627MWP-XXXGP	٢		128P6Q-A	
M30622MHP-XXXFP	r		100P6S-A	
M30622MHP-XXXGP	r	16K bytes	100P6Q-A	
M30623MHP-XXXGP	٢		128P6Q-A	
M30624MHP-XXXFP	٢		100P6S-A	
M30624MHP-XXXGP	384K bytes		100P6Q-A	
M30625MHP-XXXGP	٢		128P6Q-A	
M30626MHP-XXXFP			100P6S-A	
M30626MHP-XXXGP		31K bytes	100P6Q-A	
M30627MHP-XXXGP	٢		128P6Q-A	

★ : Under development : Under planning



Table 1.1.3. Product List (2)

As of April 2003

Type No.	ROM capacity	RAM capacity	Package type	Remarks
M30622F8PFP *		4K bytes	100P6S-A	
M30622F8PGP *	64K bytes	4R bytes	100P6Q-A	
M30620FCPFP ★			100P6S-A	
M30620FCPGP 🔶 🖈	128K bytes	10K bytes	100P6Q-A	-
M30624FGPFP			100P6S-A	
M30624FGPGP	256K bytes	20K bytes	100P6Q-A	Flash memory version
M30625FGPGP 🛧			128P6Q-A	-
M30626FHPFP			100P6S-A	
M30626FHPGP	384K bytes	384K bytes 31K bytes	100P6Q-A	-
M30627FHPGP				-
M30626FJPFP ★★			100P6S-A	
M30626FJPGP ★★	512K bytes	31K bytes	100P6Q-A	-
M30627FJPGP ★★	a	-	128P6Q-A	-
M30620SPFP 🔶 🖈		10K bytes	100P6S-A	
M30620SPGP 🔶 🖈		TOIX Dytes	100P6Q-A	
M30622SPFP 🖈		4K bytes	100P6S-A	External ROM version
M30622SPGP 🖈		Tr byles	100P6Q-A	

★ : Under development

★★ : Under planning



Pin Configuration

Figures 1.1.3 to 1.1.5 show the pin configurations (top view).



Figure 1.1.3. Pin Configuration (Top View)





Figure 1.1.4. Pin Configuration (Top View)





Figure 1.1.5. Pin Configuration (Top View)



Pin Description

Table 1.1.4 Pin Description (100-pin and 128-pin Packages)

Pin name	Signal name	I/O type	Power supply	Function
VCC1, VCC2, VSS	Power supply input			Apply 2.7V to 5.5 V to the VCC1 and VCC2 pins and 0 V to the VSS pin. The Vcc apply condition is that $VCC2 \le VCC1$ (Note)
CNVss	CNVss	Input	VCC1	This pin switches between processor modes. Connect this pin to Vss pin when after a reset you want to start operation in single- chip mode (memory expansion mode) or the Vcc1 pin when starting operation in microprocessor mode.
RESET	Reset input	Input	VCC1	"L" on this input resets the microcomputer.
Xin	Clock input	Input	VCC1	These pins are provided for the main clock generating circuit input/
Хоит	Clock output	Output		output. Connect a ceramic resonator or crystal between the XIN and the XOUT pins. To use an externally derived clock, input it to the XIN pin and leave the XOUT pin open.
BYTE	External data bus width select input	Input		This pin selects the width of an external data bus. A 16-bit width is selected when this input is "L"; an 8-bit width is selected when this input is "H". This input must be fixed to either "H" or "L". Connect this pin to the VSS pin when operating in single-chip mode.
AVcc	Analog power supply input			This pin is a power supply input for the A-D converter. Connect this pin to Vcc1.
AVss	Analog power supply input			This pin is a power supply input for the A-D converter. Connect this pin to Vss.
Vref	Reference voltage input	Input		This pin is a reference voltage input for the A-D converter.
P00 to P07	I/O port P0	Input/output	VCC2	This is an 8-bit CMOS I/O port. This port has an input/output select direction register, allowing each pin in that port to be directed for input or output individually. If any port is set for input, selection can be made for it in a program whether or not to have a pull-up resistor in 4 bit units. This selection is unavailable in memory extension and microprocessor modes. This port can function as input pins for the A-D converter when so selected in a program.
Do to D7		Input/output		When set as a separate bus, these pins input and output data (D0 $-D7$).
P10 to P17	I/O port P1	Input/output	VCC2	This is an 8-bit I/O port equivalent to P0. P15 to P17 also function as INT interrupt input pins as selected by a program.
D8 to D15		Input/output		When set as a separate bus, these pins input and output data (D $_{\text{D15}}$).
P20 to P27	I/O port P2	Input/output	VCC2	This is an 8-bit I/O port equivalent to P0. This port can function as input pins for the A-D converter when so selected in a program.
Ao to A7		Output		These pins output 8 low-order address bits (Ao to A7).
Ao/Do to A7/D7		Input/output		If the external bus is set as an 8-bit wide multiplexed bus, these pins input and output data (Do to D7) and output 8 low-order address bits (Ao to A7) separated in time by multiplexing.
A0 A1/D0 to A7/D6		Output Input/output		If the external bus is set as a 16-bit wide multiplexed bus, these pins input and output data (Do to D6) and output address (A1 to A7) separated in time by multiplexing. They also output address (A0).
P30 to P37	I/O port P3	Input/output	VCC2	This is an 8-bit I/O port equivalent to P0.
A8 to A15	_	Output	-	These pins output 8 middle-order address bits (A8 to A15).
A8/D7, A9 to A15		Input/output Output		If the external bus is set as a 16-bit wide multiplexed bus, these pins input and output data (D7) and output address (A8) separated in time by multiplexing. They also output address (A9 to A15).
P40 to P47	I/O port P4	Input/output	VCC2	This is an 8-bit I/O port equivalent to P0.
A16 to A19,		Output		These pins output A16 to A19 and \overline{CS}_0 to \overline{CS}_3 signals. A16 to A19

Note: In this manual, hereafter, VCC refers to VCC1 unless otherwise noted.



Pin name	Signal name	I/O type	Power supply	Function
P50 to P57	I/O port P5	Input/output	VCC2	This is an 8-bit I/O port equivalent to P0. In single-chip mode, P57 in this port outputs a divide-by-8 or divide-by-32 clock of XIN or a clock of the same frequency as XCIN as selected by program.
WRL / WR, WRH / BHE RD, BCLK, HLDA, HOLD, ALE, RDY	,	Output Output Output Output Input Output Input		Output WRL/WR, WRH/BHE, RD, BCLK, HLDA, and ALE signals. WRL/WR and WRH/BHE are switchable in a program. Note that WRL and WRH are always used as a pair, so as WR and BHE. WRL, WRH, and RD selected If the external data bus is 16 bits wide, data are written to even addresses when the WRL signal is low, and written to odd addresses when the WRH signal is low. Data are read out when the RD signal is low. WR, BHE, and RD selected Data are written when the WR signal is low, or read out when the RD signal is low. Odd addresses are accessed when the BHE signal is low. Use this mode when the external data bus is 8 bits wide. The microcomputer goes to a hold state when input to the HOLD pin is held low. While in the hold state, HLDA outputs a low level. ALE is used to latch the address. While the input level of the RDY pin is low, the bus of the microcomputer goes to a wait state.
P60 to P67	I/O port P6	Input/output	VCC1	This is an 8-bit I/O port equivalent to P0. Pins in this port also function as UART0 and UART1 I/O pins as selected by program.
P70 to P77	I/O port P7	Input/output	VCC1	This is an 8-bit I/O port equivalent to P0 (P70 and P71 are N channel open-drain output). This port can function as input/output pins for timers A0 to A3 when so selected in a program. Furthermore, P70 to P75, P71, and P72 to P75 can also function as input/output pins for UART2, an input pin for timer B5, and output pins for the three-phase motor control timer, respectively.
P80 to P84, P86, P87, P85	I/O port P8 I/O port P85	Input/output Input/output Input/output Input	Vcc1	P80 to P84, P86, and P87 are I/O ports with the same functions as P0. When so selected in a program, P80 to P81 and P82 to P84 can function as input/output pins for timer A4 or output pins for the three-phase motor control timer and INT interrupt input pins, respectively. P86 and P87, when so selected in a program, both can function as input/output pins for the subclock oscillator circuit. In that case, connect a crystal resonator between P86 (XCOUT pin) and P87 (XCIN pin). P85 is an input-only port shared with NMI. An NMI interrupt request is generated when input on this pin changes state from high to low. The NMI function cannot be disabled in a program. A pull-up cannot be set for this pin.
P90 to P97	I/O port P9	Input/output	VCC1	This is an 8-bit I/O port equivalent to P0. Pins in this port also function as SI/O3 and SI/O4 I/O pins, Timer B0 to B4 input pins, D-A converter output pins, A-D converter input pins, or A-D trigger input pins as selected by program.
P100 to P107	I/O port P10	Input/output	Vcc1	This is an 8-bit I/O port equivalent to P0. Pins in this port also function as A-D converter input pins as selected by program. Furthermore, P104 to P107 also function as input pins for the key input interrupt function.

Table 1.1.5 Pin Description (100-pin and 128-pin Packages) (Continued)

Table 1.1.6 Pin Description (128-pin Package)

Pin name	Signal name		Power supply circuit block	Function
P110 to P117	I/O port P11	Input/output	VCC1	This is an 8-bit I/O port equivalent to P0.
P120 to P127	I/O port P12	Input/output	VCC2	This is an 8-bit I/O port equivalent to P0.
P130 to P137	I/O port P13	Input/output	VCC2	This is an 8-bit I/O port equivalent to P0.
P140, P141	I/O port P14	Input/output	VCC1	This is an 2-bit I/O port equivalent to P0.



Memory

Figure 1.2.1 is a memory map of the M16C/62P group. The address space extends the 1M bytes from address 0000016 to FFFF16.

The internal ROM is allocated in a lower address direction beginning with address FFFFF16. For example, a 64-Kbyte internal ROM is allocated to the addresses from F000016 to FFFFF16.

The fixed interrupt vector table is allocated to the addresses from FFFDC16 to FFFFF16. Therefore, store the start address of each interrupt routine here.

The internal RAM is allocated in an upper address direction beginning with address 0040016. For example, a 10-Kbytes internal RAM is allocated to the addresses from 0040016 to 02BFF16. In addition to storing data, the internal RAM also stores the stack used when calling subroutines and when interrupts are generated.

The SRF is allocated to the addresses from 0000016 to 003FF16. Peripheral function control registers are located here. Of the SFR, any area which has no functions allocated is reserved for future use and cannot be used by users.

The special page vector table is allocated to the addresses from FFE0016 to FFFDB16. This vector is used by the JMPS or JSRS instruction. For details, refer to the "M16C/60 and M16C/20 Series Software Manual." In memory expansion and microprocessor modes, some areas are reserved for future use and cannot be used by users.



Figure 1.2.1. Memory Map



Central Processing Unit (CPU)

Figure 1.3.1 shows the CPU registers. The CPU has 13 registers. Of these, R0, R1, R2, R3, A0, A1 and FB comprise a register bank. There are two register banks.



Figure 1.3.1. Central Processing Unit Register

(1) Data Registers (R0, R1, R2 and R3)

The R0 register consists of 16 bits, and is used mainly for transfers and arithmetic/logic operations. R1 to R3 are the same as R0.

The R0 register can be separated between high (R0H) and low (R0L) for use as two 8-bit data registers. R1H and R1L are the same as R0H and R0L. Conversely, R2 and R0 can be combined for use as a 32-bit data register (R2R0). R3R1 is the same as R2R0.

(2) Address Registers (A0 and A1)

The register A0 consists of 16 bits, and is used for address register indirect addressing and address register relative addressing. They also are used for transfers and logic/logic operations. A1 is the same as A0.

In some instructions, registers A1 and A0 can be combined for use as a 32-bit address register (A1A0).



(3) Frame Base Register (FB)

FB is configured with 16 bits, and is used for FB relative addressing.

(4) Interrupt Table Register (INTB)

INTB is configured with 20 bits, indicating the start address of an interrupt vector table.

(5) Program Counter (PC)

PC is configured with 20 bits, indicating the address of an instruction to be executed.

(6) User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

Stack pointer (SP) comes in two types: USP and ISP, each configured with 16 bits. Your desired type of stack pointer (USP or ISP) can be selected by the U flag of FLG.

(7) Static Base Register (SB)

SB is configured with 16 bits, and is used for SB relative addressing.

(8) Flag Register (FLG)

FLG consists of 11 bits, indicating the CPU status.

• Carry Flag (C Flag)

This flag retains a carry, borrow, or shift-out bit that has occurred in the arithmetic/logic unit.

• Debug Flag (D Flag)

The D flag is used exclusively for debugging purpose. During normal use, it must be set to "0".

• Zero Flag (Z Flag)

This flag is set to "1" when an arithmetic operation resulted in 0; otherwise, it is "0".

Sign Flag (S Flag)

This flag is set to "1" when an arithmetic operation resulted in a negative value; otherwise, it is "0".

• Register Bank Select Flag (B Flag)

Register bank 0 is selected when this flag is "0"; register bank 1 is selected when this flag is "1".

Overflow Flag (O Flag)

This flag is set to "1" when the operation resulted in an overflow; otherwise, it is "0".

Interrupt Enable Flag (I Flag)

This flag enables a maskable interrupt.

Maskable interrupts are disabled when the I flag is "0", and are enabled when the I flag is "1". The I flag is cleared to "0" when the interrupt request is accepted.

• Stack Pointer Select Flag (U Flag)

ISP is selected when the U flag is "0"; USP is selected when the U flag is "1".

The U flag is cleared to "0" when a hardware interrupt request is accepted or an INT instruction for software interrupt Nos. 0 to 31 is executed.

• Processor Interrupt Priority Level (IPL)

IPL is configured with three bits, for specification of up to eight processor interrupt priority levels from level 0 to level 7.

If a requested interrupt has priority greater than IPL, the interrupt is enabled.

Reserved Area

When write to this bit, write "0". When read, its content is indeterminate.



SFR

Address	Register		Symbol	After reset
000016				
000116				
000216				
000316	Processor mode register 0	(Note 2)	PM0	000000002(CNVss pin is "L")
000416		(1006 2)	r WO	000000002(CNVss pin is "L") 000000112(CNVss pin is "H")
000516	Processor mode register 1		PM1	000010002
000616	System clock control register 0		CM0	010010002
000716	System clock control register 1		CM1	001000002
000816	Chip select control register		CSR	00000012
000916	Address match interrupt enable register		AIER	XXXXXX002
000A16	Protect register		PRCR	XX0000002
000B16	Data bank register		DBR	0016
000C16	Oscillation stop detection register	(Note 3)	CM2	0000X0002
000D16				
000E16	Watchdog timer start register		WDTS	XX16
000F16	Watchdog timer control register		WDC	00XXXXX2(Note 4)
001016	Address match interrupt register 0		RMAD0	0016
001116				0016
001216				X016
001316				
001416	Address match interrupt register 1		RMAD1	0016
001516				0016
001616				X016
001716				
001816	Voltage detection register 1	(Niete E)		000010000
001916 001A16	Voltage detection register 1 Voltage detection register 2	<u>(Note 5)</u> (Note 5)	VCR1 VCR2	000010002 0016
001A16	Chip select expansion control register	(Note 5)	CSE	0016
001D16	PLL control register 0		PLC0	0001X0102
001D16			1 200	000170102
001E16	Processor mode register 2		PM2	XXX000002
001E16	Voltage down detection interrupt register		D4INT	0016
002016	DMA0 source pointer		SAR0	XX16
002116				XX16
002216				XX16
002316				
002416	DMA0 destination pointer		DAR0	XX16
002516				XX16
002616				XX16
002716				
002816	DMA0 transfer counter		TCR0	XX16
002916				XX16
002A16				
002B16			D1 = 7 = 11	
002C16	DMA0 control register		DM0CON	00000X002
002D16				
002E16				
002F16 003016				
003016 003116	DMA1 source pointer		SAR1	XX16
003116				XX16
003216				XX16
003416	DMA1 destination pointer		DAR1	XX16
003516			DAIL	XX16
003616				XX16
003716				/////
003816	DMA1 transfer counter		TCR1	XX16
003916				XX16
003A16				
003B16				
003C16	DMA1 control register		DM1CON	00000X002
003D16				
003E16				
003F16				1

Note 1: The blank areas are reserved and cannot be accessed by users. Note 2: The PM00 and PM01 bits do not change at software reset, watchdog timer reset and oscillation stop detection reset. Note 3: The CM20, CM21, and CM27 bits do not change at oscillation stop detection reset. Note 4: The WDC5 bit is "0" (cold start) immediately after power-on. It can only be set to "1" in a program. It is set to "0" when the input voltage at the Vcc1 pin drops to Vdet2 or less while the VC25 bit in the VCR2 register is set to "1" (RAM retention limit detection circuit enable Note 5: This register does not change at software reset, watchdog timer reset and oscillation stop detection reset.



Address	Register	Symbol	After reset
004016			
004116			
004216			
004316			
004416	INT3 interrupt control register	INT3IC	XX00X0002
004516	Timer B5 interrupt control register	TB5IC	XXXXX0002
004616	Timer B4 interrupt control register, UART1 BUS collision detection interrupt control register	TB4IC, U1BCNIC	XXXXX0002
004716	Timer B3 interrupt control register, UART0 BUS collision detection interrupt control register	TB3IC, U0BCNIC	XXXXX0002
004816	SI/O4 interrupt control register (S4IC), INT5 interrupt control register	S4IC, INT5IC	XX00X0002
004916	SI/O3 interrupt control register, INT4 interrupt control register	S3IC INT4IC	XX00X0002
004A16	UART2 Bus collision detection interrupt control register	BCNIC	XXXXX0002
004B16	DMA0 interrupt control register	DM0IC	XXXXX0002
004C16	DMA1 interrupt control register	DM1IC	XXXXX0002
004D16	Key input interrupt control register	KUPIC	XXXXX0002
004E16	A-D conversion interrupt control register	ADIC	XXXXX0002
004F16	UART2 transmit interrupt control register	S2TIC	XXXXX0002
005016	UART2 receive interrupt control register	S2RIC	XXXXX0002
005116	UARTO transmit interrupt control register	SOTIC	XXXXX0002
005216	UARTO receive interrupt control register	SORIC	XXXXX0002
005316	UART1 transmit interrupt control register	S1TIC	XXXXX0002
005416	UART1 receive interrupt control register	S1RIC	XXXXX0002
005516	Timer A0 interrupt control register	TAOIC	XXXXX0002
005616	Timer A1 interrupt control register	TAIIC	XXXXX0002 XXXXX0002
005716	Timer A2 interrupt control register	TA1IC TA2IC	XXXXX0002
005716	Timer A3 interrupt control register	TAZIC	XXXXX0002
005916		TASIC TA4IC	
	Timer A4 interrupt control register		XXXXX0002
005A16 005B16	Timer B0 interrupt control register	TBOIC	XXXXX0002
	Timer B1 interrupt control register	TB1IC	XXXXX0002
005C16	Timer B2 interrupt control register	TB2IC	XXXXX0002
005D16	INT0 interrupt control register	INTOIC	XX00X0002
005E16	INT1 interrupt control register	INT1IC	XX00X0002
005F16	INT2 interrupt control register	INT2IC	XX00X0002
006016			
006116			
006216			
006316			
006416			
006516			
006616			
006716			
006816			
006916			
006A16			
006B16			
006C16			
006D16			
006E16			
006E16			
000118			
007016			
007116			
007316			
007416			
007516			
007616			
007716			
007816			
007916			
007A16			
007B16			
007C16			
007D16			
007E16			
007F16			

Note :The blank areas are reserved and cannot be accessed by users.



Address	Register		Symbol	After reset
008016				
008116				
008216				
008316				
008416				
008516				
008616				
01B016				
01B116				
01B216				
01B316				
01B416	Flash identification register	(Note 2)	FIDR	XXXXXX002
01B516	Flash memory control register 1	(Note 2)	FMR1	0X00XX0X2
01B616				
01B716	Flash memory control register 0	(Note 2)	FMR0	XX0000012
01B816	Address match interrupt register 2		RMAD2	0016
01B916				0016
01BA16				X016
01BB16	Address match interrupt enable register 2		AIER2	XXXXXX002
01BC16	Address match interrupt register 3		RMAD3	0016
01BD16				0016
01BE16 01BF16				X016
UIDF16				
025016				
025116				
025216				
025316				
025416				
025516				
025616				
025716				
025816				
025916				
025A16				
025B16				
025C16				
025D16				
025E16	Peripheral clock select register		PCLKR	000000112
025F16				
033016				
033116				
033216				
033316				
033416				
033516				
033616				
033716				
033816				
033916				
033A16				
033B16				
033C16				
033D16				
033E16				

Note 1: The blank areas are reserved and cannot be accessed by users. Note 2: This register is included in the flash memory version.



	Register	Symbol	After reset
034016	Timer B3, 4, 5 count start flag	TBSR	000XXXXX2
034116			
034216	Timer A1-1 register	TA11	XX16
034316			XX16
034416	Timer A2-1 register	TA21	XX16
034516			XX16
034616	Timer A4-1 register	TA41	XX16
034716			XX16
034816	Three-phase PWM control register 0	INVC0	0016
034916	Three-phase PWM control register 1	INVC1	0016
034A16	Three-phase output buffer register 0	IDB0	0016
034B16	Three-phase output buffer register 1	IDB1	0016
034C16	Dead time timer	DTT	XX16
034D16	Timer B2 interrupt occurrence frequency set counter	ICTB2	XX16
034E16			
034F16			
035016	Timer B3 register	TB3	XX16
035116		120	XX16
035216	Timer B4 register	TB4	XX16
035316		104	XX16 XX16
035416	Timer B5 register	TB5	XX16
035516			XX16
035616			<u></u>
035716			
035816			
035916			
035A16			
035A16	Timer B3 mode register	TB3MR	00XX00002
035C16	Timer B4 mode register	TB4MR	00XX00002
035D16	Timer B5 mode register	TB5MR	00XX00002
035E16	Interrupt cause select register 2	IFSR2A	00XXXXX2
035F16	Interrupt cause select register	IFSR	0016
036016	SI/O3 transmit/receive register	S3TRR	XX16
036116			04000000
036216	SI/O3 control register	S3C	01000002
036316	SI/O3 bit rate generator	S3BRG	XX16
036416	SI/O4 transmit/receive register	S4TRR	XX16
036516			
036616	SI/O4 control register	S4C	01000002
036716	SI/O4 bit rate generator	S4BRG	XX16
036816			
036916			
036A16			
036B16			
036B16 036C16	UART0 special mode register 4	U0SMR4	0016
036B16	UART0 special mode register 3	U0SMR3	000X0X0X2
036B16 036C16			000X0X0X2 X0000002
036B16 036C16 036D16	UART0 special mode register 3 UART0 special mode register 2 UART0 special mode register	U0SMR3	000X0X0X2
036B16 036C16 036D16 036E16	UART0 special mode register 3 UART0 special mode register 2	U0SMR3 U0SMR2	000X0X0X2 X0000002
036B16 036C16 036D16 036E16 036F16	UART0 special mode register 3 UART0 special mode register 2 UART0 special mode register	U0SMR3 U0SMR2 U0SMR	000X0X0X2 X0000002 X0000002
036B16 036C16 036D16 036E16 036F16 037016	UART0 special mode register 3 UART0 special mode register 2 UART0 special mode register UART1 special mode register 4	U0SMR3 U0SMR2 U0SMR U1SMR4	000X0X0X2 X00000002 X00000002 0016
036B16 036C16 036D16 036E16 036F16 037016 037116	UART0 special mode register 3 UART0 special mode register 2 UART0 special mode register UART1 special mode register 4 UART1 special mode register 3	U0SMR3 U0SMR2 U0SMR U1SMR4 U1SMR3	000X0X0X2 X00000002 X00000002 0016 000X0X0X2
036B16 036C16 036D16 036E16 036F16 037016 037116 037216 037316	UART0 special mode register 3 UART0 special mode register 2 UART0 special mode register UART1 special mode register 4 UART1 special mode register 3 UART1 special mode register 2	U0SMR3 U0SMR2 U0SMR U1SMR4 U1SMR3 U1SMR2	000X0X0X2 X00000002 X00000002 0016 000X0X0X2 X00000002
036B16 036C16 036D16 036E16 036F16 037016 037116 037216 037316 037316	UART0 special mode register 3 UART0 special mode register 2 UART0 special mode register UART1 special mode register 4 UART1 special mode register 3 UART1 special mode register 2 UART1 special mode register	U0SMR3 U0SMR2 U0SMR U1SMR4 U1SMR3 U1SMR2 U1SMR	000X0X0X2 X00000002 X0000002 0016 000X0X0X2 X00000002 X00000002
036B16 036C16 036D16 036E16 036F16 037016 037116 037216 037316 037416 037516	UART0 special mode register 3 UART0 special mode register 2 UART0 special mode register UART1 special mode register 4 UART1 special mode register 3 UART1 special mode register 2 UART1 special mode register UART2 special mode register 4 UART2 special mode register 3	U0SMR3 U0SMR2 U0SMR U1SMR4 U1SMR3 U1SMR2 U1SMR U2SMR4	000X0X0X2 X00000002 0016 000X0X0X2 X00000002 X00000002 0016
036B16 036C16 036D16 036E16 036F16 037016 037116 037216 037316 037316 037516 037616	UART0 special mode register 3 UART0 special mode register 2 UART0 special mode register UART1 special mode register 4 UART1 special mode register 3 UART1 special mode register 2 UART1 special mode register UART2 special mode register 4 UART2 special mode register 3 UART2 special mode register 3 UART2 special mode register 2	U0SMR3 U0SMR2 U0SMR U1SMR4 U1SMR3 U1SMR2 U1SMR U2SMR4 U2SMR3	000X0X0X2 X00000002 0016 000X0X0X2 X00000002 X00000002 0016 000X0X0X2
036B16 036C16 036D16 036E16 037016 037016 03716 03716 03746 037516 03766 037716	UART0 special mode register 3 UART0 special mode register 2 UART0 special mode register 2 UART1 special mode register 4 UART1 special mode register 3 UART1 special mode register 2 UART1 special mode register 4 UART2 special mode register 4 UART2 special mode register 3 UART2 special mode register 2 UART2 special mode register 2 UART2 special mode register 2 UART2 special mode register 2	U0SMR3 U0SMR2 U0SMR U1SMR4 U1SMR3 U1SMR2 U1SMR U2SMR4 U2SMR3 U2SMR2 U2SMR	000X0X0X2 X00000002 0016 000X0X0X2 X00000002 0016 000X0X0X2 X00000002 0016 000X0X0X2 X00000002 X00000002
036B16 036C16 036D16 036E16 037016 037016 03716 03716 037416 037516 037616 037716 037816	UART0 special mode register 3 UART0 special mode register 2 UART0 special mode register 2 UART1 special mode register 4 UART1 special mode register 3 UART1 special mode register 2 UART1 special mode register 4 UART2 special mode register 4 UART2 special mode register 3 UART2 special mode register 2 UART2 special mode register	U0SMR3 U0SMR2 U0SMR U1SMR4 U1SMR3 U1SMR2 U1SMR U2SMR4 U2SMR3 U2SMR2 U2SMR U2SMR U2SMR	000X0X0X2 X00000002 0016 000X0X0X2 X00000002 0016 000X0X0X2 X00000002 X00000002 X00000002 X00000002 0016
036B16 036C16 036D16 036E16 037016 037016 037216 037316 037416 037516 037616 037716 037816 037916	UART0 special mode register 3 UART0 special mode register 2 UART0 special mode register 2 UART1 special mode register 4 UART1 special mode register 3 UART1 special mode register 2 UART1 special mode register 4 UART2 special mode register 4 UART2 special mode register 3 UART2 special mode register 2 UART2 transmit/receive mode register UART2 bit rate generator	U0SMR3 U0SMR2 U0SMR U1SMR4 U1SMR3 U1SMR2 U1SMR U2SMR4 U2SMR3 U2SMR2 U2SMR U2SMR U2SMR U2SMR U2SMR	000X0X0X2 X00000002 X00000002 0016 000X0X0X2 X00000002 0016 000X0X0X2 X00000002 X00000002 X00000002 0016 XX0000002
036B16 036C16 036D16 036E16 03716 03716 03716 037316 03746 037516 037616 03776 037816 037916 037416	UART0 special mode register 3 UART0 special mode register 2 UART0 special mode register 2 UART1 special mode register 4 UART1 special mode register 3 UART1 special mode register 2 UART1 special mode register 4 UART2 special mode register 4 UART2 special mode register 3 UART2 special mode register 2 UART2 special mode register	U0SMR3 U0SMR2 U0SMR U1SMR4 U1SMR3 U1SMR2 U1SMR U2SMR4 U2SMR3 U2SMR2 U2SMR U2SMR U2SMR	000X0X0X2 X00000002 X00000002 0016 000X0X0X2 X00000002 X0016 XX16 XXXXXXXXX2
036B16 036C16 036D16 036E16 037016 037016 037216 037316 037416 037516 037616 037616 037716 037816 037916 037A16 037B16	UART0 special mode register 3 UART0 special mode register 2 UART0 special mode register 2 UART1 special mode register 4 UART1 special mode register 3 UART1 special mode register 2 UART1 special mode register 4 UART2 special mode register 4 UART2 special mode register 3 UART2 special mode register 2 UART2 transmit/receive mode register UART2 bit rate generator UART2 transmit buffer register	U0SMR3 U0SMR2 U0SMR U1SMR4 U1SMR3 U1SMR2 U1SMR U2SMR4 U2SMR3 U2SMR2 U2SMR U2SMR U2SMR U2SMR U2SMR U2SMR U2BRG U2TB	000X0X0X2 X00000002 X0000002 0016 000X0X0X2 X00000002 0016 000X0X0X2 X00000002 X00000002 X00000002 0016 XX16 XX16 XXXXXXX2 XXXXXXX2
036B16 036C16 036D16 036F16 03716 03716 03716 037316 03746 037516 037616 037716 037816 037916 037816 037816 037816 037816	UART0 special mode register 3 UART0 special mode register 2 UART0 special mode register 2 UART1 special mode register 4 UART1 special mode register 3 UART1 special mode register 2 UART1 special mode register 4 UART2 special mode register 4 UART2 special mode register 3 UART2 special mode register 2 UART2 transmit/receive mode register UART2 transmit buffer register UART2 transmit buffer register 0	U0SMR3 U0SMR2 U0SMR U1SMR4 U1SMR3 U1SMR2 U1SMR U2SMR4 U2SMR3 U2SMR2 U2SMR U2SMR U2SMR U2SMR U2SMR U2BRG U2TB U2C0	000X0X0X2 X00000002 X0000002 0016 000X0X0X2 X00000002 X0016 XX0000002 0016 XX16 XXXXXXXX2 XXXXXXXX2 XXXXXXXX2
036B16 036C16 036D16 036F16 037016 03716 037216 037316 037416 037516 037516 037616 037716 037816 037916 037416 037416	UART0 special mode register 3 UART0 special mode register 2 UART0 special mode register 2 UART1 special mode register 4 UART1 special mode register 3 UART1 special mode register 2 UART1 special mode register 4 UART2 special mode register 4 UART2 special mode register 3 UART2 special mode register 2 UART2 transmit/receive mode register UART2 bit rate generator UART2 transmit buffer register	U0SMR3 U0SMR2 U0SMR U1SMR4 U1SMR3 U1SMR2 U1SMR U2SMR4 U2SMR3 U2SMR2 U2SMR U2SMR U2SMR U2SMR U2SMR U2SMR U2BRG U2TB	000X0X0X2 X00000002 X0000002 0016 000X0X0X2 X00000002 0016 000X0X0X2 X00000002 X00000002 X00000002 0016 XX16 XX16 XXXXXXX2 XXXXXXX2

Note : The blank areas are reserved and cannot be accessed by users. X : Nothing is mapped to this bit



Address	Register	Symbol	After reset
038016	Count start flag	TABSR	0016
038116	Clock prescaler reset flag	CPSRF	0XXXXXXX2
038216	One-shot start flag	ONSF	0016
038316	Trigger select register	TRGSR	0016
038416	Up-down flag	UDF	0016
038516	Op-down hag	001	0018
		_	
038616	Timer A0 register	TAO	XX16
038716			XX16
038816	Timer A1 register	TA1	XX16
038916			XX16
038A16	Timer A2 register	TA2	XX16
038B16			XX16
038C16	Timer A3 register	TA3	XX16
038D16			XX16
038E16	Timer A4 register	TA4	XX16
038F16			XX16
039016	Timer B0 register	ТВО	XX16
039116		TBU	-
	T D () (XX16
039216	Timer B1 register	TB1	XX16
039316			XX16
039416	Timer B2 register	TB2	XX16
039516			XX16
039616	Timer A0 mode register	TA0MR	0016
039716	Timer A1 mode register	TA1MR	0016
039816	Timer A2 mode register	TA2MR	0016
039916	Timer A3 mode register	TA3MR	0016
039A16	Timer A4 mode register	TA4MR	0016
039B16	Timer B0 mode register	TBOMR	00XX00002
039C16	Timer B1 mode register	TB1MR	00XX00002
039D16	Timer B2 mode register	TB2MR	00XX00002
039E16	Timer B2 special mode register	TB2SC	XXXXXX002
039F16			
03A016	UART0 transmit/receive mode register	U0MR	0016
03A116	UART0 bit rate generator	U0BRG	XX16
03A216	UART0 transmit buffer register	U0TB	XXXXXXXX2
03A316	- · · · · · · · · · · · · · · · · · · ·		XXXXXXXX2
03A416	UART0 transmit/receive control register 0	U0C0	000010002
03A516	UART0 transmit/receive control register 1	U0C1	000000102
03A616	UARTO receive buffer register	UORB	XXXXXXXX2
03A716	OARTO leceive builer legister	OURD	XXXXXXXXX2
03A816	UART1 transmit/receive mode register	U1MR	0016
03A916	UART1 bit rate generator	U1BRG	XX16
03AA16	UART1 transmit buffer register	U1TB	XXXXXXXX2
03AB16			XXXXXXXX2
03AC16	UART1 transmit/receive control register 0	U1C0	000010002
03AD16	UART1 transmit/receive control register 1	U1C1	00000102
03AE16	UART1 receive buffer register	U1RB	XXXXXXXX2
03AF16			XXXXXXXX2
03B016	UART transmit/receive control register 2	UCON	X0000002
03B116	CANT MANSHIM COME COMIN TEGISLET 2		
03B216			
03B316			
03B416			
03B516			
03B616			
03B716			
03B816	DMA0 request cause select register	DM0SL	0016
03B916			
03BA16	DMA1 request cause select register	DM1SL	0016
03BB16			0010
	CPC data register	0000	XX40
03BC16	CRC data register	CRCD	XX16
03BD16			XX16
03BE16	CRC input register	CRCIN	XX16
COBLIG			

Note : The blank areas are reserved and cannot be accessed by users. X : Nothing is mapped to this bit



Address	Register	Symbol	After reset
03C016	A-D register 0	ADO	XXXXXXXX2
03C116			XXXXXXXX2
03C216 03C316	A-D register 1	AD1	XXXXXXXX2
03C316 03C416	A D register 2	AD2	XXXXXXXX2 XXXXXXX2
03C416 03C516	A-D register 2	AD2	XXXXXXXXX2
03C616	A-D register 3	AD3	XXXXXXXX2
03C716	A-D legister 5	AB3	XXXXXXXXX2
03C816	A-D register 4	AD4	XXXXXXXX2
03C916		1.01	XXXXXXXX2
03CA16	A-D register 5	AD5	XXXXXXXX2
03CB16			XXXXXXXX2
03CC16	A-D register 6	AD6	XXXXXXXX2
03CD16	5		XXXXXXXX2
03CE16	A-D register 7	AD7	XXXXXXXX2
03CF16	-		XXXXXXXX2
03D016			
03D116			
03D216			
03D316			
03D416	A-D control register 2	ADCON2	0016
03D516			0000000000
03D616	A-D control register 0	ADCON0	00000XXX2
03D716	A-D control register 1	ADCON1	0016
03D816	D-A register 0	DA0	XX16
03D916	D A register 1	DA1	VV40
03DA16	D-A register 1	DAT	XX16
03DB16	D A control register	DACON	0016
03DC16	D-A control register	DACON	0016
03DD16 03DE16	Port P14 control register	PC14	XX00XXXX2
03DE16	Pull-up control register 3	PUR3	0016
03E016	Port P0 register	P0	XX16
03E116	Port P1 register	P1	XX16
03E216	Port P0 direction register	PD0	0016
03E316	Port P1 direction register	PD1	0016
03E416	Port P2 register	P2	XX16
03E516	Port P3 register	P3	XX16
03E616	Port P2 direction register	PD2	0016
03E716	Port P3 direction register	PD3	0016
03E816	Port P4 register	P4	XX16
03E916	Port P5 register	P5	XX16
03EA16	Port P4 direction register	PD4	0016
03EB16	Port P5 direction register	PD5	0016
03EC16	Port P6 register	P6	XX16
03ED16	Port P7 register	P7	XX16
03EE16	Port P6 direction register	PD6	0016
03EF16	Port P7 direction register	PD7	0016
03F016	Port P8 register	P8	XX16
03F116	Port P9 register	P9	XX16
03F216	Port P8 direction register	PD8	00X000002
03F316	Port P9 direction register	PD9	0016
03F416	Port P10 register	P10	XX16
03F516	Port P11 register	P11	XX16
03F616	Port P10 direction register	PD10	0016
03F716	Port P11 direction register	PD11	0016
03F816	Port P12 register	P12	XX16
03F916	Port P13 register	P13	XX16
03FA16 03FB16	Port P12 direction register	PD12	0016
	Port P13 direction register Pull-up control register 0	PD13 PUR0	0016
	ruii-up control register o		
03FC16	Pull-up control register 1		00000000
	Pull-up control register 1	PUR1	000000002 (Note 2)
03FC16	Pull-up control register 1 Pull-up control register 2	PUR1	000000002 000000102 0016

Note 1: The blank areas are reserved and cannot be accessed by users.

Note 1: The blank areas are reserved and cannot be accessed by users. Note 2: At hardware reset 1 or hardware reset 2, the register is as follows: • "000000002" where "L" is inputted to the CNVss pin • "000000102" where "H" is inputted to the CNVss pin At software reset, watchdog timer reset and oscillation stop detection reset, the register is as follows: • "000000002" where the PM01 to PM00 bits in the PM0 register are "002" (single-chip mode) • "000000102" where the PM01 to PM00 bits in the PM0 register are "012" (memory expansion mode) or "112" (microprocessor mode)



Reset

There are four types of resets: a hardware reset, a software reset, an watchdog timer reset, and an oscillation stop detection reset.

Hardware Reset

There are two types of hardware resets: a hardware reset 1 and a hardware reset 2.

Hardware Reset 1

A reset is applied using the RESET pin. When an "L" signal is applied to the RESET pin while the power supply voltage is within the recommended operating condition, the pins are initialized (see Table 1.5.1. Pin Status When RESET Pin Level is "L"). The oscillation circuit is initialized and the main clock starts oscillating. When the input level at the RESET pin is released from "L" to "H", the CPU and SFR are initialized, and the program is executed starting from the address indicated by the reset vector. The internal RAM is not initialized. If the RESET pin is pulled "L" while writing to the internal RAM, the internal RAM becomes indeterminate.

Figure 1.5.1 shows the example reset circuit. Figure 1.5.2 shows the reset sequence. Table 1.5.1 shows the status of the other pins while the $\overrightarrow{\text{RESET}}$ pin is "L". Figure 1.5.3 shows the CPU register status after reset. Refer to "SFR" for SFR status after reset.

1. When the power supply is stable

- (1) Apply an "L" signal to the $\overline{\text{RESET}}$ pin.
- (2) Supply a clock for 20 cycles or more to the XIN pin.
- (3) Apply an "H" signal to the RESET pin.

2. Power on

- (1) Apply an "L" signal to the RESET pin.
- (2) Let the power supply voltage increase until it meets the recommended operating condition.
- (3) Wait td(P-R) or more until the internal power supply stabilizes.
- (4) Supply a clock for 20 cycles or more to the XIN pin.
- (5) Apply an "H" signal to the $\overline{\text{RESET}}$ pin.

Hardware Reset 2

This reset is generated by the microcomputer's internal voltage detection circuit. The voltage detection circuit monitors the voltage supplied to the VCC1 pin.

If the VC26 bit in the VCR2 register is set to "1" (reset level detection circuit enabled), the microcomputer is reset when the voltage at the VCC1 input pin drops below Vdet3.

Similarly, if the VC25 bit in the VCR2 register is set to "1" (RAM retention limit detection circuit enabled), the microcomputer is reset when the voltage at the VCC1 input pin drops below Vdet2.

Conversely, when the input voltage at the Vcc1 pin rises to Vdet3 or more, the pins and the CPU and SFR are initialized, and the program is executed starting from the address indicated by the reset vector. It takes about td(S-R) before the program starts running after Vdet3 is detected. The initialized pins and registers and the status thereof are the same as in hardware reset 1.

Set the CM10 bit in the CM1 register to "1" (stop mode) after setting the VC25 bit to "1" (RAM retention limit detection circuit enabled), and the microcomputer will be reset when the voltage at the VCC1 input pin drops below Vdet2 and comes out of reset when the voltage at the VCC1 input pin rises above Vdet3. During stop mode, the value set in the VC26 bit has no effect. Therefore, no reset is generated even when the input voltage at the VCC1 pin drops to Vdet3 or less.





Figure 1.5.1 shows the example reset circuit

Software Reset

When the PM03 bit in the PM0 register is set to "1" (microcomputer reset), the microcomputer has its pins, CPU, and SFR initialized. Then the program is executed starting from the address indicated by the reset vector.

Select the main clock for the CPU clock source, and set the PM03 bit to "1" with main clock oscillation satisfactorily stable.

At software reset, some SFR's are not initialized. Refer to "SFR". Also, since the PM01 to PM00 bits in the PM0 register are not initialized, the processor mode remains unchanged.

Watchdog Timer Reset

Where the PM12 bit in the PM1 register is "1" (reset when watchdog timer underflows), the microcomputer initializes its pins, CPU and SFR if the watchdog timer underflows. Then the program is executed starting from the address indicated by the reset vector.

At watchdog timer reset, some SFR 's are not initialized. Refer to "SFR". Also, since the PM01 to PM00 bits in the PM0 register are not initialized, the processor mode remains unchanged.

Oscillation Stop Detection Reset

Where the CM27 bit in the CM2 register is "0" (reset at oscillation stop detection), the microcomputer initializes its pins, CPU and SFR, coming to a halt if it detects main clock oscillation circuit stop. Refer to the section "oscillation stop, re-oscillation detection function".

At oscillation stop detection reset, some SFR's are not initialized. Refer to the section "SFR". Also, since the PM01 to PM00 bits in the PM0 register are not initialized, the processor mode remains unchanged.



Xin	td(P-R)	More than		
	ta(P-R)	20 cycles are needed		
Microproce node BYTE	ssor = "H"			
RESET			BCLK 28cycles	
BCLK			······	Content of reșet ve
Address -				−{ FFFFC16 } FFFFD16 } FFFFE16 }
RD _				
WR				
CS0				
Microproce node BYTE	ssor = "L"			Content of reset vector
Address -				-{ FFFFC16 } FFFFE16 }
RD –				
WR				
CS0 -				
Single chip mode)			FFFFC16 Content of reset vector
Address -				-(

Figure 1.5.2. Reset sequence



	Status					
Pin name	CNVss = Vss	CNVss = Vcc1 (Note 1)				
	CNVSS = VSS	BYTE = Vss	BYTE = Vcc			
P0	Input port	Data input	Data input			
P1	Input port	Data input	Input port			
P2, P3, P40 to P43	Input port	Address output (undefined)	Address output (undefined)			
P44	Input port	CS0 output ("H" is output)	CS0 output ("H" is output)			
P45 to P47	Input port	Input port (Pulled high)	Input port (Pulled high)			
P50	Input port	WR output ("H" is output)	WR output ("H" is output)			
P51	Input port	BHE output (undefined)	BHE output (undefined)			
P52	Input port	RD output ("H" is output)	RD output ("H" is output)			
P53	Input port	BCLK output	BCLK output			
P54	Input port	HLDA output (The output value depends on the input to the HOLD pin)	HLDA output (The output value depends on the input to the HOLD pin)			
P55	Input port	HOLD input	HOLD input			
P56	Input port	ALE output ("L" is output)	ALE output ("L" is output)			
P57	Input port	RDY input	RDY input			
P6, P7, P80 to P84, P86, P87, P9, P10	Input port	Input port	Input port			
P11, P12, P13, P140, P141(Note 2)	Input port	Input port	Input port			

Table 1.5.1. Pin Status When RESET Pin Level is "L"

Note 1: Shown here is the valid pin state when the internal power supply voltage has stabilized after power-on. When CNVss = Vcc1, the pin state is indeterminate until the internal power supply voltage stabilizes. Note 2: P11, P12, P13, P140, P141 pins exist in 128-pin version.



Figure 1.5.3. CPU Register Status After Reset



Voltage Detection Circuit

The voltage detection circuit has circuits to monitor the input voltage at the VCC1 pin, each checking the input voltage with respect to Vdet2, Vdet3, and Vdet4, respectively. Use the VC25 to VC27 bits in the VCR2 register to select whether or not to enable these circuits.

The VC25 bit in the VCR2 register needs to be set to "1" (WDC register the internal RAM retention limit detection circuit enable), when using hardware reset 2 in stop mode, or when using the WDC5 bit. Use the reset level detection circuit for hardware reset 2.

The voltage down detection circuit can be set to detect whether the input voltage is equal to or greater than Vdet4 or less than Vdet4 by using the VC13 bit in the VCR1 register. Furthermore, a voltage down detection interrupt can be used.







Figure 1.5.5. WDC Register





Figure 1.5.5. VCR Register, VCR2 Register, and D4INT Register






Figure 1.5.7. Typical Operation of Hardware Reset 2



Voltage Down Detection Interrupt

A voltage down detection interrupt request is generated when the input voltage at the Vcc1 pin rises to Vdet4 or more or drops below Vdet4 while the D40 bit in the D4INT register is set to "1" (voltage down detection interrupt enable). The voltage down detection interrupt shares the interrupt vector with the watch-dog timer interrupt and oscillation stop, re-oscillation detection interrupt.

To use the voltage down detection interrupt to get out of stop mode, set the D41 bit in the D4INT register to "1" (enable).

The D42 bit in the D4INT register becomes "1" when passing through Vdet4 is detected after the voltage inputted to the Vcc1 pin is up or down.

A voltage down detection interrupt is generated when the D42 bit changes state from "0" to "1". The D42 bit needs to be set to "0" in a program. However, where the D41 bit is "1" and the stop mode is selected, the voltage down detection interrupt request arises, and the microcomputer is reset from the stop mode with no regard for the status of D42 bit if it is detected that the voltage applied to the VCC1 pin has increased, passing through Vdet4.

Table 1.5.2 shows the voltage down detection interrupt request generation conditions.

It is possible to set the sampling clock detecting that the voltage applied to the Vcc1 pin has passed through Vdet4 with the DF1 to DF0 bits of D4INT register. Table 1.5.3 shows sampling times.

operation mode	VC27 bit	D40 bit	D41 bit	D42 bit	CM02 bit	VC13 bit
Normal operation mode(Note 1)			_	0 to 1	_	0 to 1 (Note 3) 1 to 0 (Note 3)
Wait mode (Note 2)	1	1	1 —	0 to 1	0	0 to 1 (Note 3) 1 to 0 (Note 3)
· · ·					1	0 to 1
Stop mode (Note 2)			1	_	0	0 to 1
					•	– [.] "0"or "1"

Table 1.5.2. Voltage Down Detection Interrupt Request Generation Conditions

Note 1: The status except the wait mode and stop mode is handled as the normal mode. (Refer to "Clock generating circuit") Note 2: Refer to "Limitations on stop mode", "Limitations on wait mode".

Note 3: An interrupt request for voltage reduction is generated a sampling time after the value of the VC13 bit has changed. Refer to the "Figure 1.5.9. Voltage Down Detection Interrupt Generation Circuit Operation Example" for details.

Table 1.5.3. Sampling Times

CPU		Sampling tim	ne (µs)			
clock (MHz)	DF1 to DF0=00 DF1 to DF0=01 DF1 to DF0=10 DF1 (CPU clock divided by 8) (CPU clock divided by 16) (CPU clock divided by 32) (CPU clock divided by 32)					
16	3.0	6.0	12.0	24.0		

Precautions

1. Limitations on Stop Mode

Before setting the CM10 bit in the CM1 register to "1" (stop mode), be sure to clear the CM02 bit in the CM0 register to "0" (do not stop the peripheral function clock).

If the CM10 bit in the CM1 register is set to "1" (stop mode) when the VC13 bit in the VCR1 register is "1" (VCC1 \geq Vdet4) while the VC27 bit in the VCR2 register is "1" (voltage down detection circuit enable) and the D40 bit in the D4INT register is "1" (voltage down detection interrupt enable) and D41 bit in the D4INT register is "1" (voltage down detection interrupt is used to get out of stop mode), a voltage down detection interrupt request is immediately generated, causing the microcomputer to exit stop mode.

In systems where the microcomputer enters stop mode when the input voltage at the VCC1 pin drops below Vdet4 and exits stop mode when the input voltage rises to Vdet4 or more, make sure the CM10 bit is set to "1" when VC13 bit is "0" (VCC1 < Vdet4).



2. Limitations on WAIT Instruction

In cases where the CM02 bit in the CM0 register is "1" (stop the peripheral function clock) while the VC27 bit in the VCR2 register = 1 (enable the voltage down detection circuit) and the D40 bit in the D4INT register = 1 (enable the voltage down detection interrupt), if the WAIT instruction is executed when the VC13 bit in the VCR1 register = 1 (VCC1 \geq Vdet4), a voltage down detection interrupt will be generated immediately after that, causing the microcomputer to return from wait mode.

In systems where the microcomputer enters wait mode when the voltage applied to the Vcc1 pin drops to Vdet4 or below and leaves wait mode when the applied voltage rises to Vdet4 or above, make sure the D42 bit is cleared to "0" when the VC13 bit = 0 (Vcc1 < Vdet4) before executing the WAIT instruction.



Figure 1.5.8. Power Supply Down Detection Interrupt Generation Block



Figure 1.5.9. Power Supply Down Detection Interrupt Generation Circuit Operation Example



Processor Mode

(1) Types of Processor Mode

Three processor modes are available to choose from: single-chip mode, memory expansion mode, and microprocessor mode. Table 1.6.1 shows the features of these processor modes.

Table 1.6.1. Fe	atures of Pr	ocessor Modes
-----------------	--------------	---------------

Processor modes	Access space	Pins which are assigned I/O ports
Single-chip mode	SFR, internal RAM, internal ROM	All pins are I/O ports or peripheral function I/O pins
Memory expansion mode	SFR, internal RAM, internal ROM, external area (Note)	Some pins serve as bus control pins (Note)
Microprocessor mode	SFR, internal RAM, external area (Note)	Some pins serve as bus control pins (Note)

Note : Refer to "Bus".

(2) Setting Processor Modes

Processor mode is set by using the CNVss pin and the PM01 to PM00 bits in the PM0 register. Table 1.6.2 shows the processor mode after hardware reset. Table 1.6.3 shows the PM01 to PM00 bit set values and processor modes.

Table 1.6.2. Processor Mode After Hardware Reset

CNVSS pin input level	Processor mode
Vss	Single-chip mode
Vcc1 (Note 1, Note 2)	Microprocessor mode

Note 1: If the microcomputer is reset in hardware by applying VCC1 to the CNVSS pin (hardware reset 1 or hardware reset 2), the internal ROM cannot be accessed regardless of PM10 to PM00 bits.

Note 2: The multiplexed bus cannot be assigned to the entire CS space.

Table 1.6.3.	PM01 to PM00 Bits	Set Values and Processor Mode	s
--------------	-------------------	-------------------------------	---

PM01 to PM00 bits	Processor modes
002	Single-chip mode
012	Memory expansion mode
102	Must not be set
112	Microprocessor mode

Rewriting the PM01 to PM00 bits places the microcomputer in the corresponding processor mode regardless of whether the input level on the CNVss pin is "H" or "L". Note, however, that the PM01 to PM00 bits cannot be rewritten to "012" (memory expansion mode) or "112" (microprocessor mode) at the same time the PM07 to PM02 bits are rewritten. Note also that these bits cannot be rewritten to enter microprocessor mode in the internal ROM, nor can they be rewritten to exit microprocessor mode in areas overlapping the internal ROM.

If the microcomputer is reset in hardware by applying VCC1 to the CNVss pin (hardware reset 1 or hardware reset 2), the internal ROM cannot be accessed regardless of PM01 to PM00 bits.

Figures 1.6.1 and 1.6.2 show the registers associated with processor modes. Figure 1.6.3 show the memory map in single chip mode.



7 b6 b5 b4 b3	3 b2 b1 b0	Symbol PM0		After reset (Note 4) 0000002 (CNVss pin = "L") 0000112 (CNVss pin = "H")	
		Bit symbol	Bit name	Function	RW
		PM00	Processor mode bit (Note 4)	0 0: Single-chip mode 0 1: Memory expansion mode	RW
		PM01		1 0: Must not be set 1 1: Microprocessor mode	RW
	¦	PM02	R/W mode select bit (Note 2)	0 : <u>RD,BHE,WR</u> 1 : RD,WRH,WRL	RW
		PM03	Software reset bit	Setting this bit to "1" resets the microcomputer. When read, its content is "0".	RW
· · · · · · · · · · · · · · · · · · ·		PM04	Multiplexed bus space select bit (Note 2)	0 0 : Multiplexed bus is unused (Separate bus in the entire CS space)	RW
		PM05		0 1 : Allocated to <u>CS2</u> space 1 0 : Allocated to CS1 space 1 1 : Allocated to the entire CS space (Note 3)	RW
·		PM06	Port P40 to P43 function select bit (Note 2)	0 : Address output 1 : Port function (Address is not output)	RW
		PM07	BCLK output disable bit (Note 2)	0 : BCLK is output 1 : BCLK is not output (Pin is left high-impedance)	RW
Note 2: Effectiv mode). Note 3: To set the ent CNVss If the F becom	ve when the the PM01 to tire CS spac s pin is held PM05 to PM0 e I/O ports,	PM01 to PM0 PM00 bits are e), apply an "H "H" (= Vcc1), d 04 bits are set in which case t	D bits are set to "012" (memo e "012" and the PM05 to PM0 i" signal to the BYTE pin (ex o not rewrite the PM05 to Pl to "112" during memory expa the accessible area for each	egister to "1" (write enable). bry expansion mode) or "112" (microp 04 bits are "112" (multiplexed bus ass ternal data bus is 8 bits wide). While t M04 bits to "112" after reset. ansion mode, P31 to P37 and P40 to F CS is 256 bytes. chdog timer reset and oscillation stop	igneo the P43

Figure 1.6.1. PM0 Register



0	b4 b3	b2 b	b1 b0	Symbol PM1		After reset 0X0010002	
				Bit symbol	Bit name	Function	RW
		· · · · · · · · · · · · · · · · · · ·	• PM10	CS2 area switch bit (data block enable bit) (Note 2)	0: 0800016 to 26FFF16 (block A disable) 1: 1000016 to 26FFF16 (block A enable)	RW	
				PM11	Port P37 to P34 function select bit (Note 3)	0 : Address output 1 : Port function	RW
		¦		. PM12	Watchdog timer function select bit	0 : Watchdog timer interrupt 1 : Watchdog timer reset (Note 4)	RW
				PM13	Internal reserved area expansion bit (Note 6)	See Note 7	RW
				PM14	Memory area expansion bit (Note 3)	0 0 : 1 Mbyte mode (Do not expand)	RW
		PM15		0 1 : Must not be set 1 0 : Must not be set 1 1 : 4 Mbyte mode			
· · · · · ·				(b6)	Reserved bit	Should be set to "0".	RW
				PM17	Wait bit (Note 5)	0 : No wait state 1 : With wait state (1 wait)	RW
Note 2: Fo cc 1 Note 3: Ef m Note 4: PI Note 5: W <u>int</u> C W	or the montrols b bit in the fective v ode). M12 bit /hen PM ternal R Si area i /here the ne PM13	ask R lock A e FMF when is set I17 bit OM, o is <u>alw</u> e RD 3 bit is	COM N A by e R0 req the P to "1' t is se or an yays a Y sign s auto	version, this bit enabling or disa gister is "1" (CF 2M01 to PM00 I 2 by writing a "1 2 by writing a "	abling it. However, the PM10 PU rewrite mode). pits are set to "012" (memory " in a program. (Writing a "0 ait state), one wait state is in If the CSiW bit (i = 0 to 3) in one or more wait states regan ultiplex bus is used, set the	ilash memory version, the PM10 bit a bit is automatically set to "1" when the expansion mode) or "112" (micropro " has no effect.) Isserted when accessing the internal F the CSR register is "0" (with wait stat dless of whether the PM17 bit is set CSiW bit to "0" (with wait state). the FMR0 register is "1" (CPU rewrite	te FMF cessor RAM, e), the or not.
				PM13=0)	PM13=1	
	area			1 10110-0			
Note 7: Th	area RAM	Up to	o add		6 to 03FFF16 (15 Kbytes) T	he entire area is usable	

Figure 1.6.2. PM1 Register





Figure 1.6.3. Memory Map in Single Chip Mode



Bus

During memory expansion or microprocessor mode, some pins serve as the bus control pins to perform data input/output to and from external devices. These bus control pins include A0 to A19, D0 to D15, $\overline{CS0}$ to $\overline{CS3}$, \overline{RD} , $\overline{WRL/WR}$, $\overline{WRH/BHE}$, ALE, \overline{RDY} , \overline{HOLD} , \overline{HLDA} and BCLK.

Bus Mode

The bus mode, either multiplexed or separate, can be selected using the PM05 to PM04 bits in the PM0 register.

Separate Bus

In this bus mode, data and address are separate.

Multiplexed Bus

In this bus mode, data and address are multiplexed.

- When the input level on BYTE pin is high (8-bit data bus) Do to D7 and A0 to A7 are multiplexed.
- When the input level on BYTE pin is low (16-bit data bus)

Do to D7 and A1 to A8 are multiplexed. D8 to D15 are not multiplexed. Do not use D8 to D15. External buses connecting to a multiplexed bus are allocated to only the even addresses of the micro-computer. Odd addresses cannot be accessed.



Bus Control

The following describes the signals needed for accessing external devices and the functionality of software wait.

(1) Address Bus

The address bus consists of 20 lines, A0 to A19. The address bus width can be chosen to be 12, 16 or 20 bits by using the PM06 bit in the PM0 register and the PM11 bit in the PM1 register. Table 1.7.1 shows the PM06 and PM11 bit set values and address bus widths.

Set value(Note)	Pin function	Address bus wide
PM11=1	P34 to P37	12 bits
PM06=1	P40 to P43	12 DIIS
PM11=0	A12 to A15	
PM06=1	P40 to P43	16 bits
PM11=0 A12 to A15		00 h#-
PM06=0	A16 to A19	20 bits

Table 1.7.1. PM06 and PM11 Bits Set Value and Address Bus Width

Note 1: No values other than those shown above can be set.

When processor mode is changed from single-chip mode to memory extension mode, the address bus is indeterminate until any external area is accessed.

(2) Data Bus

When input on the BYTE pin is high(data bus is 8 bits wide), 8 lines D0 to D7 comprise the data bus; when input on the BYTE pin is low(data bus is 16 bits wide), 16 lines D0 to D15 comprise the data bus. Do not change the input level on the BYTE pin while in operation.

(3) Chip Select Signal

The chip select (hereafter referred to as the \overline{CSi}) signals are output from the \overline{CSi} (i = 0 to 3) pins. These pins can be chosen to function as I/O ports or as \overline{CS} by using the CSi bit in the CSR register. Figure 1.7.1 shows the CSR register.

During 1 Mbyte mode, the external area can be separated into up to 4 by the \overline{CSi} signal which is output from the \overline{CSi} pin. During 4 Mbyte mode, \overline{CSi} signal or bank number is output from the \overline{CSi} pin. Refer to "Memory space expansion function". Figure 1.7.2 shows the example of address bus and \overline{CSi} signal output in 1 Mbyte mode.



Figure 1.7.1. CSR Register







(4) Read and Write Signals

When the data bus is 16 bits wide, the read and write signals can be chosen to be a combination of \overline{RD} , BHE and WR or a combination of RD, WRL and WRH by using the PM02 bit in the PM0 register. When the data bus is 8 bits wide, use a combination of \overline{RD} , \overline{WR} and \overline{BHE} .

Table 1.7.2 shows the operation of RD, WRL, and WRH signals. Table 1.7.3 shows the operation of operation of \overline{RD} , \overline{WR} , and \overline{BHE} signals.

Table 1.7.2. Operation of RD, WRL and WRH Signals

Data bus width	RD	WRL	WRH	Status of external data bus
	L	Н	Н	Read data
16-bit (BYTE pin input	Н	L	Н	Write 1 byte of data to an even address
= "L")	Н	Н	L	Write 1 byte of data to an odd address
	Н	L	L	Write data to both even and odd addresses

Table 1.7.3. Operation of RD, WR and BHE Signals

Data bus width	RD	WR	BHE	A0	Status of external data bus
	Н	L	L	Н	Write 1 byte of data to an odd address
	L	Н	L	Н	Read 1 byte of data from an odd address
16-bit	Н	L	Н	L	Write 1 byte of data to an even address
(BYTE pin input	L	Н	Н	L	Read 1 byte of data from an even address
= "L")	Н	L	L	L	Write data to both even and odd addresses
	L	Н	L	L	Read data from both even and odd addresses
8-bit (BYTE pin	Н	L	— (Note)	H or L	Write 1 byte of data
input = "H")	L	Н	— (Note)	H or L	Read 1 byte of data

Note : Do not use.

(5) ALE Signal

The ALE signal latches the address when accessing the multiplex bus space. Latch the address when the ALE signal falls.

When BYTE pin input = "H"	When BYTE pin input = "L"
ALE	ALE
Ao/Do to A7/D7	A0 Address
As to A19	A1/D0 to A8/D7
	A9 to A19
Note : If the entire CS space is assigned a multiplexed bus, th	

Figure 1.7.3. ALE Signal, Address Bus, Data B



(6) The RDY Signal

This signal is provided for accessing external devices which need to be accessed at low speed. If input on the $\overline{\text{RDY}}$ pin is asserted low at the last falling edge of BCLK of the bus cycle, one wait state is inserted in the bus cycle. While in a wait state, the following signals retain the state in which they were when the $\overline{\text{RDY}}$ signal was acknowledged.

A0 to A19, D0 to D15, $\overline{CS0}$ to $\overline{CS3}$, \overline{RD} , \overline{WRL} , \overline{WRH} , \overline{WR} , \overline{BHE} , ALE, \overline{HLDA}

Then, when the input on the $\overline{\text{RDY}}$ pin is detected high at the falling edge of BCLK, the remaining bus cycle is executed. Figure 1.7.4 shows example in which the wait state was inserted into the read cycle by the $\overline{\text{RDY}}$ signal. To use the $\overline{\text{RDY}}$ signal, set the corresponding bit (CS3W to CS0W bits) in the CSR register to "0" (with wait state). When not using the $\overline{\text{RDY}}$ signal, process the $\overline{\text{RDY}}$ pin as an unused pin.



Figure 1.7.4. Example in which Wait State was Inserted into Read Cycle by RDY Signal



(7) Hold Signal

This signal is used to transfer control of the bus from the CPU or DMAC to an external circuit. When the input on \overline{HOLD} pin is pulled low, the microcomputer is placed in a hold state after the bus access then in process finishes. The microcomputer remains in the hold state while the \overline{HOLD} pin is held low, during which time the \overline{HLDA} pin outputs a low-level signal.

Table 1.7.4 shows the microcomputer status in the hold state.

Bus-using priorities are given to HOLD, DMAC, and CPU in order of decreasing precedence. However, if the CPU is accessing an odd address in word units, the DMAC cannot gain control of the bus during two separate accesses.

\overline{HOLD} > DMAC > CPU

Figure 1.7.5. Bus-using Priorities

Table 1.7.4. Microcomputer Status in Hold State

Ite	m	Status			
BCLK		Output			
A ₀ to A ₁₉ , D ₀ to D ₁₅ , $\overline{CS0}$ to $\overline{CS3}$,	RD, WRL, WRH, WR, BHE	High-impedance			
I/O ports	P0, P1, P3, P4(Note 2)	High-impedance			
	P6 to P14(Note 1)	Maintains status when hold signal is received			
HLDA		Output "L"			
Internal peripheral circuits		ON (but watchdog timer stops)			
ALE signal		Undefined			

Note 1: P11 to P14 are included in the 128-pin version.

Note 2: When I/O port function is selected.

Note 3: The watchdog timer dose not stop when the PM22 bit in the PM2 register is set to "1" (the count source for the watchdog timer is the ring oscillator clock).

(8) BCLK Output

If the PM07 bit in the PM0 register is set to "0" (output enable), a clock with the same frequency as that of the CPU clock is output as BCLK from the BCLK pin. Refer to "CPU clock and pheripheral clock".



Processo	r mode		<u> </u>	ode or microproce		Memory expansion mode					
PM05-PM0	4 bits	002(separat	e bus)	others are for 102(CS1 is for mu	012(CS2 is for multiplexed bus and others are for separate bus) 102(CS1 is for multiplexed bus and others are for separate bus)						
Data bus width		8 bits	8 bits								
BYTE pin		"H"	"L"	"H"	"L"	"H"					
P00 to P07		Do to D7	Do to D7	Do to D7(Note 4)	Do to D7(Note 4)	I/O ports					
P10 to P17		I/O ports	D8 to D15	I/O ports	D8 to D15(Note 4)	I/O ports					
P20		A0	Ao	Ao/Do(Note 2)	Ao	A0/D0					
P21 to P27		A1 to A7	A1 to A7	A1 to A7/D1 to D7 (Note 2)	A1 to A7/D0 to D6 (Note 2)	A1 to A7/D1 to D7					
P30		A8	A8	A8	A8/D7(Note 2)	A8					
P31 to P33		A9 to A11	•	•	•	I/O ports					
P34 to P37	PM11=0	A12 to A15	A12 to A15 I/O pc								
	PM11=1	I/O ports									
P40 to P43	PM06=0	A16 to A19									
	PM06=1	I/O ports									
P44 CS0=0		I/O ports	I/O ports								
	CS0=1	CS0									
P45 CS1=0		I/O ports									
	CS1=1	CS1									
P46	CS2=0	I/O ports									
ľ	CS2=1	CS2									
P47	CS3=0	I/O ports									
ľ	CS3=1	CS3									
P50	PM02=0	WR									
ľ	PM02=1	(Note 3)	WRL	— (Note 3)	WRL	— (Note 3)					
P51	PM02=0	BHE									
	PM02=1	(Note 3)	WRH	— (Note 3)	WRH	— (Note 3)					
P52		RD				-					
P53		BCLK									
P54		HLDA									
P55		HOLD									
P56		ALE									
P57		RDY									

Table 1.7.5. Pin Functions for Each Processor Mode

I/O ports: Function as I/O ports or peripheral function I/O pins.

Note 1: To set the PM01 to PM00 bits are set to "012" and the PM05 to PM04 bits are set to "112" (multiplexed bus assigned to the entire CS space), apply "H" to the BYTE pin (external data bus 8 bits wide). While the CNVss pin is held "H" (= Vcc1), do not rewrite the PM05 to PM04 bits are set to "112" during memory expansion mode, P31 to P37 and P40 to P43 become I/O ports, in which case the accessible area for each CS is 256 bytes.

Note 2: In separate bus mode, these pins serve as the address bus. Note 3: If the data bus is 8 bits wide, make sure the PM02 bit is set to "0" (RD, BHE, WR).

Note 4: When accessing the area that uses a multiplexed bus, these pins output an indeterminate value during a write.



(9) External Bus Status When Internal Area Accessed

Table 1.7.6 shows the external bus status when the internal area is accessed.

Item		SFR accessed	Internal ROM, RAM accessed		
A0 to A19		Address output	Maintain status before accessed		
			address of external area or SFR		
Do to D15	When read	High-impedance	High-impedance		
	When write	Output data	Undefined		
RD, WR, WF	RL, WRH	RD, WR, WRL, WRH output	Output "H"		
BHE		BHE output	Maintain status before accessed		
			status of external area or SFR		
$\overline{\text{CS0}}$ to $\overline{\text{CS3}}$		Output "H"	Output "H"		
ALE		Output "L"	Output "L"		

Table 1.7.6. External Bus Status When Internal Area Accessed

(10) Software Wait

Software wait states can be inserted by using the PM17 bit in the PM1 register, the CS0W to CS3W bits in the CSR register, and the CSE register. The SFR area is unaffected by these control bits. This area is always accessed in 2 BCLK or 3 BCLK cycles as determined by the PM20 bit in the PM2 register. Refer to "Table 1.7.7. Bit and Bus Cycle Related to Software Wait" for details.

To use the RDY signal, set the corresponding CS3W to CS0W bit to "0" (with wait state). Figure 1.7.6 shows the CSE register. Table 1.7.7 shows the software wait related bits and bus cycles. Figure 1.7.7 and 1.7.8 show the typical bus timings using software wait.



Figure 1.7.6. CSE Register



Area	Bus mode	PM2 register PM20 bit	PM1 register PM17 bit	CSR register CS3W bit (Note 1) CS2W bit (Note 1) CS1W bit (Note 1) CS0W bit (Note 1)	CSE register CSE31W to CSE30W bit CSE21W to CSE20W bit CSE11W to CSE10W bit CSE01W to CSE00W bit	Software wait	Bus cycle
SFR		0					2 BCLK cycle (Note 3)
		1				No wait	3 BCLK cycle (Note 3)
Internal			0			No wait	1 BCLK cycle (Note 4)
RAM, ROM			1			1 wait	2 BCLK cycles
			0	1	002	No wait	1 BCLK cycle (read)
			0	I	002	NO wait	2 BCLK cycles (write)
	Separate bus			0	002	1 wait	2 BCLK cycles (Note 4)
				0	012	2 waits	3 BCLK cycles
External area				0	102	3 waits	4 BCLK cycles
area			1	1	002	1 wait	2 BCLK cycles
				0	002	1 wait	3 BCLK cycles
	Multiplexed			0	012	2 waits	3 BCLK cycles
	bus (Note 2)			0	102	3 waits	4 BCLK cycles
			1	0	002	1 wait	3 BCLK cycles

Table 1.7.7. Bit and Bus Cycle Related to Software Wait

Note 1: To use the RDY signal, set this bit to "0".
Note 2: To access in multiplexed bus mode, set the corresponding bit of CS0W to CS3W to "0" (with wait state).
Note 3: When the selected CPU clock source is the PLL clock, the number of wait cycles can be altered by the PM20 bit in the PM2 register. When using a 16 MHz or higher PLL clock, be sure to set the PM20 bit to "0" (2 wait cycles).
Note 4: After reset, the PM17 bit is set to <u>"0"</u> (without wait state), all of the CS0W to CS3W bits are set to "0" (with wait state), and the CSE register is set to "0" (with one wait state for CS0 to CS3). Therefore, the internal RAM and internal ROM are accessed with no wait state.





Figure 1.7.7. Typical Bus Timings Using Software Wait (1)





Figure 1.7.8. Typical Bus Timings Using Software Wait (2)



Memory Space Expansion Function

The following describes a memory space extension function.

During memory expansion or microprocessor mode, the memory space expansion function allows the access space to be expanded using the appropriate register bits.

Table 1.8.1 shows the way of setting memory space expansion function, memory spaces.

Table 1.8.1.	The Way of Se	etting Memory	Space Exp	ansion Function.	Memory Space
	The may of O	and a second sec	opuoc Exp		memory opuoc

Memory space expansion function	How to set (PM15 to PM14)	Memory space
1 Mbytes mode	002	1 Mbytes (no expansion)
4 Mbytes mode	112	4 Mbytes

(1) 1 Mbyte Mode

In this mode, the memory space is 1 Mbytes. In 1 Mbyte mode, the external area to be accessed is specified using the \overline{CSi} (i = 0 to 3) signals (hereafter referred to as the \overline{CSi} area). Figures 1.8.2 to 1.8.3 show the memory mapping and \overline{CS} area in 1 Mbyte mode.

(2) 4 Mbyte Mode

In this mode, the memory space is 4 Mbytes. Figure 1.8.1 shows the DBR register. The BSR2 to BSR0 bits in the DBR register select a bank number which is to be accessed to read or write data. Setting the OFS bit to "1" (with offset) allows the accessed address to be offset by 4000016.

In 4 Mbyte mode, the \overline{CSi} (i=0 to 3) pin functions differently for each area to be accessed.

Addresses 0400016 to 3FFFF16, C000016 to FFFF16

• The CSi signal is output from the CSi pin (same operation as 1 Mbyte mode. However the last address of CS1 area is 3FFFF16)

Addresses 4000016 to BFFFF16

- The $\overline{\text{CS0}}$ pin outputs "L"
- The CS1 to CS3 pins output the value ofsetting as the BSR2 to BSR0 bits (bank number)

Figures 1.8.4 to 1.8.5 show the memory mapping and \overline{CS} area in 4 Mbyte mode. Note that banks 0 to 6 are data-only areas. Locate the program in bank 7 or the \overline{CSi} area.





Memory Space Expansion Function





	mory expansion mo			essor mode				
0000016	SFR		··· [SFR				
0040016	Internal RAM		Inter	rnal RAM				
XXXXX16								
			Rese	erved area				
	Reserved, external	area	Reserved,	, external area		- 10=0: 124 Kby		
1000016 2700016	Reserved area		Booo	rved area		(PM10=1: 92	Kbytes)	
2800016	Reserved area			iveu alea	CS1(32	- Khutoo)		
3000016						-		
	External area		Evto	rnal area		SO(Memory e	expansion mode:320 Kbytes	e)
			Exit					- /
8000016	Reserved area							
YYYYY16					CSO	(Microprocesso	or mode:832 Kbytes)	
FFFFF16	Internal ROM							
					¥	-		
PM13=1	nternal RAM	Inton	nal ROM			External area		
Capacit		Capacity	Address YYYYY16	CS	External area			
4 Kbyt	<i>,</i>	48 Kbytes	F400016	Memory expa		2800016-	When PM10=0	No area
5 Kbyt	tes 017FF16	64 Kbytes	F000016	3000016-7FF	FF16	2FFFF16	0800016-26FFF16	
10 Kbyt	tes 02BFF16	96 Kbytes	E800016	Microprocess			When PM10=1	
12 Kbyt	tes 033FF16	128 Kbytes	E000016	3000016-FFF	FF16		1000016-26FFF16	
16 Kbyt	tes 043FF16	192 Kbytes	D000016					
20 Kbyt	tes 053FF16	256 Kbytes	C000016]				
24 Kbyt	tes 063FF16	320 Kbytes	B000016					
31 Kbyt	tes 07FFF16	384 Kbytes	A000016]				
		512 Kbytes	8000016					

Figure 1.8.3. Memory Mapping and CS Area in 1 Mbyte Mode (PM13=1)



	SFR			SFR				
040016 (XXX16	Internal RA	м		Internal RAM				
]	Reserved ar	ea		Reserved area				
400016					CS3(16 KI	bytes)		
800016	Reserved, externa	al area		Reserved, external area	CS2(PM1)	0=0: 124 Kbytes)		
000016					CS2(PM10=1: 92 Kbytes)		
700016	Reserved ar	rea		Reserved area				
800016					CS1 (96 KI	bytes)		
000016	External are	ea		External area	Other than th	e CS area (512 Kbytes X 8 b	anks)	
000016					t t t cs		e:64 Kbytes)	
000016	Reserved are	a						
YYYY16 FFFF16	Internal ROI				€30(№	licroprocessor mode:256 K	bytes)	
M13=0				1				
	Address XXXXX16	Inter Capacity	nal ROM Address YYYYY16	CSO	External area			
Capacit	es 013FF16	48 Kbytes			CS1 2800016-	CS2 When PM10=0	CS3	Other than the CS area (Note 1)
	es 017FF16	64 Kbytes		Memory expansion mode C000016–CFFFF16	3FFFF16	0800016-26FFF16	0400016-	4000016-BFFFF16
	es 02BFF16	96 Kbytes		Microprocessor mode		When PM10=1	07FFF16	
	es 033FF16	128 Kbytes	E000016	C000016-FFFFF16		1000016-26FFF16		
	es 03FFF16(Note2)	192 Kbytes	D000016	1				
20 Kbyt	es 03FFF16(Note2)		D000016(Note2)					
	es 03FFF16(Note2)		D000016(Note2)	-				
31 Kbyt	es 03FFF16(Note2)		D000016(Note2)					
		512 Kbytes	D000016(Note2)					
				 3 pins output a bank number				

Memo	ry expansion mo	de		Microprocessor m	lode						
000016	SFR			SFR							
040016	Internal RAM	Λ		Internal RAM							
XXX16					_						
	Reserved are	a		Reserved area							
800016	Reserved, external	area		Reserved, external area		PM10=0: 124 Kbytes)					
000016						S2 (PM10=1: 92 Kbytes)					
700016	Reserved are	a		Reserved area							
800016						96 Kbytes)					
000016					····						
	External area	a		External area	xternal area Other than the CS area (Memory expansion mode:256 Kbytes X 8 banks)* *Two 256 Kbytes X 8 banks can be used by changing the offset.						
000016					Other t	han the CS area(Microproces	sor mode:512 K	bytes X 8 banks)			
000016	Reserved are							. ,			
L						Microprocessor mode:256	Khytes)				
YYY16	Internal ROM	4				microprocessor mode.200	(bytes)				
FFFF16											
M13=1											
-	ernal RAM	Inter	nal ROM		External area						
Capacity	Address XXXXX ₁₆	Capacity	Address YYYYY16	CS0	CS1	CS2	CS3	Other than the CS area (Note)			
4 Kbytes	013FF16	48 Kbytes	F400016	Microprocessor mode	2800016-	When PM10=0	No area	Memory expansion mode			
5 Kbytes		64 Kbytes	F000016	C000016-FFFFF16	3FFFF16	0800016-26FFF16		4000016-7FFF16			
10 Kbytes		96 Kbytes	E800016	-		When PM10=1		Microprocessor mode			
12 Kbytes		128 Kbytes	E000016	-		1000016-26FFF16		4000016-BFFFF16			
16 Kbytes		192 Kbytes	D000016								
20 Kbytes		256 Kbytes	C000016								
24 Kbytes		320 Kbytes	B000016	4							
31 Kbytes	07FFF16	384 Kbytes	A000016	4							
		512 Kbytes	8000016								



Figure 1.8.6 shows the external memory connect example in 4 Mbyte mode.

In this example, the \overline{CS} pin of 4-Mbyte ROM is connected to the $\overline{CS0}$ pin of microcomputer. The 4 Mbyte ROM address input AD21, AD20 and AD19 pins are connected to the $\overline{CS3}$, $\overline{CS2}$ and $\overline{CS1}$ pins of microcomputer, respectively. The address input AD18 pin is connected to the A19 pin of microcomputer. Figures 1.8.7 to 1.8.9 show the relationship of addresses between the 4-Mbyte ROM and the microcomputer for the case of a connection example in Figure 1.8.6.

In microprocessor mode, or in memory expansion mode where the PM13 bit in the PM1 register is "0", banks are located every 512 Kbytes. Setting the OFS bit in the DBR register to "1"(offset) allows the accessed address to be offset by 4000016, so that even the data overlapping a bank boundary can be accessed in succession.

In memory expansion mode where the PM13 bit is "1", each 512-Kbyte bank can be accessed in 256 Kbyte units by switching them over with the OFS bit.

Because the SRAM can be accessed on condition that the chip select signals S2 = "H" and $\overline{S1}$ ="L", $\overline{CS0}$ and $\overline{CS2}$ can be connected to $\overline{S2}$ and $\overline{S1}$, respectively. If the SRAM does not have the input pins to accept "H" active and "L" active chip select signals($\overline{S1}$, S2), $\overline{CS0}$ and $\overline{CS2}$ should be decoded external to the chip.



Figure 1.8.6. External Memory Connect Example in 4M Byte Mode



Renesas Techno	RENE
ology Corp.	SVS

Figure 1.8.7. Relationship Between Addresses on 4-M Byte ROM and Those on Microcomputer (1)

			033	0.52	031	A19	A18	A17	A16	A15-A0			
	0	4000016	0	0	0	0	1	0	0	000016	0000016		
~	0	BFFFF16	0	0	0	1	0	1	1	FFFF16	07FFFF16		
0		4000016	0	0	0	1	0	0	0	000016	04000016		
	1	BFFFF16	0	0	1	0	1	1	1	FFFF16	0BFFFF16		
0	0	4000016	0	0	1	0	1	0	0	000016	08000016		
1	0	BFFFF16	0	0	1	1	0	1	1	FFFF16	0FFFFF16		
		4000016	0	0	1	1	0	0	0	000016	0C000016		
	1	BFFFF16	0	1	0	0	1	1	1	FFFF16	13FFFF16		
	_	4000016	0	1	0	0	1	0	0	000016	10000016		
2 0		0	BFFFF16	0	1	0	1	0	1	1	FFFF16	17FFFF16	
2 1		1	4000016	0	1	0	1	0	0	0	000016	14000016	
	'	BFFFF16	0	1	1	0	1	1	1	FFFF16	1BFFFF16		
C		4000016	0	1	1	0	1	0	0	000016	18000016		
0	0	BFFFF16	0	1	1	1	0	1	1	FFFF16	1FFFFF16		
3 1		4000016	0	1	1	1	0	0	0	000016	1C000016	Data	
	1	BFFFF16	1	0	0	0	1	1	1	FFFF16	23FFFF16		
0	0	4000016	1	0	0	0	0 1 0 0 000016 2	20000016					
4	0	BFFFF16	1	0	0	1	0	1	1	FFFF16	27FFFF16		
4	1	4000016	1	0	0	1	0	0	0	000016	24000016		
1	1	BFFFF16	1	0	1	0	1	1	1	FFFF16	2BFFFF16		
	0	4000016	1	0	1	0	1	0	0	000016	28000016		
5	0	BFFFF16	1	0	1	1	0	1	1	FFFF16	2FFFFF16		
5	1	4000016	1	0	1	1	0	0	0	000016	2C000016		
		BFFFF16	1	1	0	0	1	1	1	FFFF16	33FFFF16		
	0	4000016	1	1	0	0	1	0	0	000016	30000016		
6	0	BFFFF16	1	1	0	1	0	1	1	FFFF16	37FFFF16		
6	1	4000016	1	1	0	1	0	0	0	000016	34000016		
		BFFFF16	1	1	1	0	1	1	1	FFFF16	3BFFFF16		
		4000016	1	1	1	0	1	0	0	000016	38000016		
		7FFFF16	1	1	1	0	1	1	1	FFFF16	3BFFFF16		
		8000016	1	1	1	1	0	0	0	000016	3C000016		
7	0	BFFFF16	1	1	1	1	0	1	1	FFFF16	3FFFFF16		
1	0												

0 000016

0 FFFF16

3C000016

3CFFFF16

Internal ROM access

Internal ROM access

Internal ROM access

Internal ROM access

Address input for 4-Mbyte ROM

Memory expansion mode where PM13 =0

CS output

Access area

C000016 CFFFF16

D000016

DFFFF16

D000016

DFFFF16

N.C.: No connected

1 1 1

1 1 1 1 1 0

1 1 0

 A21
 A20
 A19
 A18
 N.C.
 A17
 A16
 A15–A0

 Address input for 4-Mbyte ROM

Bank number OFS Output from the microcomputer pins

CS3 CS2 CS1 A19 A18 A17 A16 A15-A0

Address output

	ROM address	Microcomputer addres	5
		OFS bit of the DBR register=0 OFS b	it of the DBR register=1
	0000016	4000016	
		bank 0	
	04000016	(512 Kbytes)	4000016
		BFFFF16	bank 0
	08000016	4000016	(512 Kbytes)
		bank 1	BFFFF16
	0C000016	(512 Kbytes)	4000016
		BFFFF16	bank 1
	10000016	4000016	(512 Kbytes)
		bank 2	BFFFF16
	14000016	(512 Kbytes)	4000016
		BFFFF16	bank 2
	18000016	4000016	(512 Kbytes)
Data		bank 3	BFFFF16
	1C000016	(512 Kbytes)	4000016
		BFFFF16	bank 3
	20000016	4000016	(512 Kbytes)
		bank 4	BFFFF16
	24000016	(512 Kbytes)	4000016
		BFFFF16	bank 4
	28000016	4000016	(512 Kbytes)
		bank 5	BFFFF16
	2C000016	(512 Kbytes)	4000016
		BFFFF16	bank 5
	30000016	4000016	(512 Kbytes)
		bank 6	BFFFF ₁₆
	34000016	(512 Kbytes)	4000016
	<u>/</u>	BFFFF16	bank 6
Program or data	38000016	4000016 bank 7	(512 Kbytes)
	7	(512 Kbytes)	BFFFF16
Program or data	3C000016		
	3FFFFF16	BFFFF16	

Memory Space Expansion Function

Renesas Technology Corp. REVESAS Figure 1.8 ò Relationship Between Addresses on 4-≤ Byte **ROM and Those** on Microcomputer

Memor	y expansion	mode	whoro	DM13	_1
wentor	y expansion	mode	where	PIVIJS	= I

CS output

FFFF16

FFFF16

1 1

Access

area

7FFFF16

FFFFF16

7FFFF16

FFFFF16

Bank

OFS number

Output from the microcomputer pins

CS3 CS2 CS1 A19 A18 A17 A16 A15-A0

00001e

FFFF16

A21 A20 A19 A18 N.C. A17 A16 A15-A0

Address input for 4-Mbyte ROM

FFFF16

00001e

Address output

FFFF16

FFFF16

FFFF16

FFFF16

FFFF16

FFFF16

FFFF16

FFFF16

FFFF16

FFFF16

FFFF16

FFFF16

		ROM address	Microcomputer address
			OFS bit of the DBR register=0 OFS bit of the DBR register=1
		00000016	bank 0 4000016 (256 Kbytes) 7FFFF16
00000016		04000016	4000016 bank 0
03FFFF16			(2E6 Khutoo)
04000016		08000016	
07FFFF16		0000010	bank 1
08000016			(256 Kbytes) 7FFF16
0BFFFF16		0C000016	bank 1 4000016
0C000016			(256 Kbytes)
0FFFFF16		10000016	7FFFF16
10000016		10000010) bank 2 4000016 (256 Kbytes)
13FFFF16			/ 7FFF16
14000016		14000016	4000016 bank 2
17FFFF16			/ ^(256 Kbytes) 7FFFF16
18000016		18000016	bank 3 4000016
1BFFFF16			(256 Kbytes)
1C000016	Data		/ 7FFFF16
1FFFFF16		1C000016	bank 3 4000016
20000016			(256 Kbytes 7FFF16
23FFFF16		2000016	bank 4 4000016
24000016			(256 Kbytes)
27FFFF16			7FFFF16
28000016		24000016	bank 4 4000016
2BFFFF16			(256 Kbytes) 7FFFF16
2C000016		28000016	bank 5 4000016
2FFFFF16			(256 Kbytes)
30000016		2C000016	7FFFF16 4000016
33FFFF16		2000018	Dank 5
34000016			(256 Kbytes) 7FFFF16
37FFFF16		3000016	4000016
38000016			(256 Kbytes)
3BFFFF16		34000016	7FFFF164000016
Internal ROM access		34000016	bank 6 +000018 (256 Kbytes)
Internal ROM access		¥	
3C000016		A 38000016	bank 7 4000016
3FFFFF16	Program or data	↓	(256 Kbytes)
Internal ROM access		3C000016	7FFF16 4000016
Internal ROM access	Program or data		bank 7
Address input for 4- Mbyte ROM		¥ 3FFFFF16	(256 Kbytes) 7FFFF16

N.C.: No connected

Memory Space **Expansion Function**

Renesas Technology Corp.	
--------------------------	--

Microprocessor mode

Bank		Access				rom the	microc				/			
number	OFS	area	-	S outp				ldress o						
			CS3	CS2	CS1	A19	A18	A17	A16	A15-A0				
	0	4000016	0	0	0	0	1	0	0	000016	0000016			
0	-	BFFFF16	0	0	0	1	0	1	1	FFFF16	07FFFF16			
Ŭ	1 400001		0	0	0	1	0	0	0	000016	04000016			
		BFFFF16	0	0	1	0	1	1	1	FFFF16	0BFFFF16			
	0	4000016	0	0	1	0	1	0	0	000016	08000016			
1	0	BFFFF16	0	0	1	1	0	1	1	FFFF16	0FFFFF16			
'	4	4000016	0	0	1	1	0	0	0	000016	0C000016			
	1	BFFFF16	0	1	0	0	1	1	1	FFFF16	13FFFF16			
	-	4000016	0	1	0	0	1	0	0	000016	10000016			
	0	BFFFF16	0	1	0	1	0	1	1	FFFF16	17FFFF16			
2		4000016	0	1	0	1	0	0	0	000016	14000016			
	1	BFFFF16	0	1	1	0	1	1	1	FFFF16	1BFFFF16			
		4000016	0	1	1	0	1	0	0	000016	18000016			
	0	BFFFF16	0	1	1	1	0	1	1	FFFF16	16666616 1FFFFF16			
3			0	1	1	1	0	0	0	000016	1C000016			
	1	1	1	1	4000016 BFFFF16	1	0	0	0	1	1	1	FFFF16	23FFFF16
			1	0	0	0	1	0	0	000016	20000016			
	0	4000016 BFFFF16	1	0	0	1	0	1	1	FFFF16	20000018 27FFFF16			
4				-	-		-							
	1	4000016 BFFFF16	1	0	0	1	0	0	0	000016 FFFF16	24000016			
		BFFFF16		-	-	-					2BFFFF16			
	0	4000016	1	0	1	0	1	0	0	000016	28000016			
5		BFFFF16	1	0	1	1	0	1	1	FFFF16	2FFFFF16			
	1	4000016	1	0	1	1	0	0	0	000016	2C000016			
		BFFFF16	1	1	0	0	1	1	1	FFFF16	33FFFF16			
	0	4000016	1	1	0	0	1	0	0	000016	30000016			
6	0	BFFFF16	1	1	0	1	0	1	1	FFFF16	37FFFF16			
o	1	4000016	1	1	0	1	0	0	0	000016	34000016			
	I	BFFFF16	1	1	1	0	1	1	1	FFFF16	3BFFFF16			
		4000016	1	1	1	0	1	0	0	000016	38000016			
		7FFFF16	1	1	1	0	1	1	1	FFFF16	3BFFFF16			
		8000016	1	1	1	1	0	0	0	000016	3C000016			
7	0	BFFFF16	1	1	1	1	0	1	1	FFFF16	3FFFFF16			
		C000016	1	1	1	1	1	0	0	000016	3C000016			
		FFFFF16	1	1	1	1	1	1	1	FFFF16	3FFFFF16			
			A21	A20	A19	A18	N.C.	A17	A16	A15–A0	Address input for 4			
						-		r 4-Mby	te RON		Mbyte ROM			

	ROM address	Microcomputer address OFS bit of the DBR register=0 OFS bit of the DBR register=1
	00000016	4000016
	T I	bank 0
	04000016	(512 Kbytes) 4000016
	08000016	(512 Khyton)
	0000010	400010
		bank 1 / BFFF16
	0C000016	(512 Kbytes) 4000016
		BFFFF ₁₆ bank 1
	10000016	4000016 (512 Kbytes)
		bank 2 / BFFFF16
	14000016	(512 Kbytes) 4000016
		BFFFF ₁₆ bank 2
	18000016	4000016 (512 Kbytes)
		bank 3 BEEE16
Data	1C000016	
		400016
		BFFF16 bank 3
	20000016	40000 ₁₆ (512 Kbytes)
		bank 4 BFFFF16
	24000016	(512 Kbytes) 4000016
		BFFFF16 bank 4
	28000016	4000016 (512 Kbytes)
		bank 5
	2C000016	(512 Kbytes) BFFF16. 4000016
	3000016	BFFFF16 bank 5 4000016 (512 Kbytes)
	0000010	
		bank 6 BFFFF16
	34000016	(512 Kbytes) 4000016
	▼	BFFFF ₁₆ bank 6
Program or data	380000 16	4000016 (512 Kbytes)
	↓	(512 Kbytes) 7FFFF16 BFFFF16
	3C000016	C000016
Program or data		FFFFF16
	3FFFFF16	/

Memory Space Expansion Function

Clock Generation Circuit

The clock generation circuit contains four oscillator circuits as follows:

- (1) Main clock oscillation circuit
- (2) Sub clock oscillation circuit
- (3) Ring oscillator
- (4) PLL frequency synthesizer

Table 1.9.1 lists the clock generation circuit specifications. Figure 1.9.1 shows the clock generation circuit. Figures 1.9.2 to 1.9.6 show the clock-related registers.

 Table 1.9.1. Clock Generation Circuit Specifications

Item	Main clock oscillation circuit	Sub clock oscillation circuit	Ring oscillator	PLL frequency synthesizer
Use of clock	CPU clock source Peripheral function clock source	•CPU clock source • Timer A, B's clock source	 CPU clock source Peripheral function clock source CPU and peripheral function clock sources when the main clock stops oscillating 	CPU clock source Peripheral function clock source
Clock frequency	0 to 16 MHz	32.768 kHz	About 1 MHz	10 to 24 MHz
Usable oscillator	Ceramic oscillator Crystal oscillator	Crystal oscillator		
Pins to connect oscillator	Xin, Xout	XCIN, XCOUT		
Oscillation stop, restart function	Presence	Presence	Presence	Presence
Oscillator status after reset	Oscillating	Stopped	Stopped	Stopped
Other	Externally derived clo	ock can be input		



Clock Generation Circuit



Figure 1.9.1. Clock Generation Circuit



	Symbol CM0	Address 000616	After reset 010010002	
	Bit symbol	Bit name	Function	R
	- CM00	Clock output function select bit	0 0 : I/O port P57 0 1 : fc output	R
	. CM01	(Valid only in single-chip mode)	1 0 : fs output 1 1 : f32 output	R١
	CM02	WAIT peripheral function clock stop bit (Note 10)	0 : Do not stop peripheral function clock in wait mode 1 : Stop peripheral function clock in wait mode (Note 8)	R١
	- CM03	XCIN-XCOUT drive capacity select bit (Note 2)	0 : LOW 1 : HIGH	R١
	- CM04	Port Xc select bit (Note 2)	0 : I/O port P86, P87 1 : XCIN-XCOUT generation function(Note 9)	R١
	CM05	Main clock stop bit (Notes 3, 10, 12, 13)	0 : On 1 : Off (Note 4, Note5)	R١
	CM06	Main clock division select bit 0 (Notes 7, 13, 14)	0 : CM16 and CM17 valid 1 : Division by 8 mode	R١
	- CM07	System clock select bit (Notes 6, 10, 11, 12)	0 : Main clock, PLL clock, or ring oscillator clock 1 : Sub-clock	R١
Note 2: The CM03 bit is s Note 3: This bit is provide is selected. This b following setting is (1) Set the CM07	et to "1" (high) v d to stop the ma it cannot be use s required: 7 bit to "1" (Sub-	ain clock when the low powe ed for detection as to whethe	ter to "1" (write enable). 0" (I/O port) or the microcomputer goes to a stop mode. r dissipation mode or ring oscillator low power dissipation er the main clock stopped or not. To stop the main clock, t of CM2 register to "1" (Ring oscillator select) with the su	the
Note 2: The CM03 bit is s Note 3: This bit is provide is selected. This bit following setting is (1) Set the CM07 stably oscillat (2) Set the CM26 (3) Set the CM05 Note 4: During external cl chosen as a CPU Note 5: When CM05 bit is the XIN pin is pulle Note 6: After setting the C the CM07 bit from Note 7: When entering st bit is set to "1" (dir Note 8: The fc32 clock don turned off when in Note 9: To use a sub-cloc Note 10: When the PM21 no effect. Note 11: If the PM21 bit n Note 12: To use the main (1) Set the CM05	et to "1" (high) v d to stop the ma it cannot be us; s required: 7 bit to "1" (Sub- ing. bit of CM2 reg 5 bit to "1" (Stop ock input, only t clock. set to "1, the X d"H" to the sar M04 bit to "1" (Sub- pp mode from h vide-by-8 mode ses not stop. Dur wait mode). k, set this bit to bit of PM2 regist eeeds to be set t clock as the clo bit to "0" (oscilla	when the CM04 bit is set to " ain clock when the low powe ed for detection as to whether clock select) or the CM21 bit ister to "0" (Oscillation stop,)). the clock oscillation buffer is OUT pin goes "H". Furthermon ne level as XOUT via the feet XCIN-XCOUT oscillator function clock). igh or middle speed mode, ri). ing low speed or low power "1". Also make sure ports P ster is set to "1" (clock modified of "1", set the CM07 bit to "0" bock source for the CPU clock	0" (I/O port) or the microcomputer goes to a stop mode. r dissipation mode or ring oscillator low power dissipation er the main clock stopped or not. To stop the main clock, t of CM2 register to "1" (Ring oscillator select) with the su re-oscillation detection function disabled). turned off and clock input is accepted if the sub clock is r re, because the internal feedback resistor remains conner dback resistor. n), wait until the sub-clock oscillator low power mode, the dissipation mode, do not set this bit to "1" (peripheral cloce Be and P87 are directed for input, with no pull-ups. cation disable), writing to the CM02, CM05, and CM07 bit (main clock) before setting it. , follow the procedure below.	the ib-cl not ecte ing CN

Figure 1.9.2. CM0 Register



b7 b6 b5 b4 b3 b2 b1 b0] Symbol CM1	Address 000716	After reset 001000002	
	Bit symbol	Bit	Function	RW
	CM10	All clock stop control bit (Notes 4, 6)	0 : Clock on 1 : All clocks off (stop mode)	RW
	CM11	System clock select bit 1 (Notes 6, 7)	0 : Main clock 1 : PLL clock (Note 5)	RW
	(b4-b2)	Reserved bit	Must set to "0"	RW
	CM15	XIN-XOUT drive capacity select bit (Note 2)	0 : LOW 1 : HIGH	RW
	CM16	Main clock division select bit 1 (Note 3)	0 0 : No division mode 0 1 : Division by 2 mode	RW
	CM17		1 0 : Division by 4 mode 1 1 : Division by 16 mode	RW
Note 2: When entering sto speed mode, the C Note 3: Effective when the Note 4: If the CM10 bit is pins are placed in set to "1" (oscillati Note 5: After setting the P "1" (PLL clock). Note 6: When the PM21 b	pp mode from h CM15 bit is set is cCM06 bit is "0 "1" (stop mode) the high-imped on stop, re-osci LC07 bit in PLC vit of PM2 regist	to "1" (drive capability high). " (CM16 and CM17 bits ena , XOUT goes "H" and the inte lance state. When the CM11 llation detection function ena C0 register to "1" (PLL opera er is set to "1" (clock modific	or when the CM05 bit is set to "1" (main clock turned	l Xcout register is CM11 bit no effect.

Figure 1.9.3. CM1 Register

Scillation stop	o det	ect	ion register	r (Note 1)		
	b2 b1	b0	Symbol CM2	Address 000C16	After reset 0X000002(Note 11)	
		[Bit symbol	Bit name	Function	RW
			CM20	Oscillation stop, re- oscillation detection bit (Notes 7, 9, 10, 11)	0: Oscillation stop, re-oscillation detection function disabled1: Oscillation stop, re-oscillation detection function enabled	RW
			CM21	System clock select bit 2 (Notes 2, 3, 6, 8, 11, 12)	0: Main clock or PLL clock 1: Ring oscillator clock (Ring oscillator oscillating)	RW
			CM22	Oscillation stop, re- oscillation detection flag (Note 4)	0: Main clock stop, re-oscillation not detected 1: Main clock stop, re-oscillation detected	RW
			CM23	XIN monitor flag (Note 5)	0: Main clock oscillating 1: Main clock turned off	RO
			(b5-b4)	Reserved bit	Must set to "0"	RW
			(b6)	Nothing is assigned. Whe content is indeterminate.	en write, set to "0". When read, its	
			CM27	Operation select bit (when an oscillation stop, re-oscillation is detected) (Note 11)	0: Oscillation stop detection reset 1: Oscillation stop, re-oscillation detection interrupt	RW
 Note 1: Write to this register after setting the PRC0 bit of PRCR register to "1" (write enable). Note 2: When the CM20 bit is "1" (oscillation stop, re-oscillation detection function enabled), the CM27 bit is "1" (oscillation stop, re-oscillation detection interrupt), and the CPU clock source is the main clock, the CM21 bit is set to "1" (ring oscillator clock) if the main clock stop is detected. Note 3: If the CM20 bit is "1" and the CM23 bit is "1" (main clock turned off), do not set the CM21 bit to "0". Note 4: This flag is set to "1" when the main clock is detected to have stopped and when the main clock is detected to have restarted oscillating. When this flag changes state from "0" to "1", an oscillation stop or an oscillation restart detection interrupt is generated. Use this flag in an interrupt routine to discriminate the causes of interrupts between the oscillation stop and oscillation restart detection interrupt. The flag is cleared to "0" by writing a "0" in a program. (Writing a "1" has no effect. Nor is it cleared to "0" by an oscillation stop or an oscillation restart detection interrupts are generated. Note 5: Read the CM23 bit i an oscillation stop, re-oscillation detection interrupt handling routine to determine the main clock status. 						
effect.	PM21	l bit	of PM2 registe	er is "1" (clock modification	disabled), writing to the CM20 bit ha	
Note 8: Where the CM20 bit is "1" (oscillation stop, re-oscillation detection function enabled), the CM27 bit is "1" (oscillation stop, re-oscillation detection interrupt), and the CM11 bit is "1" (the CPU clock source is PLL clock), the CM21 bit remains unchanged even when main clock stop is detected. If the CM22 bit is "0" under these conditions, oscillation stop, re-oscillation detection interrupt occur at main clock stop detection; it is, therefore, necessary to set the CM21 bit to "1" (ring oscillator clock) inside the interrupt						
back to "1	" (ena CM20	ble) bit t	o "0" (disable)	efore entering stop mode. before setting the CM05 bi s do not change at oscillatio		0 bit

Figure 1.9.4. CM2 Register





Figure 1.9.5. PCLKR Register and PM2 Register



7 b6 b5 b4 b3 b2 b1 b0 0 0 1 2 b1 b0	Symb PLC0		After reset 0001 X0102	
	Bit symbol	Bit name	Function	RW
	PLC00	PLL multiplying factor select bit (Note 3)	^{b2 b1b0} 0 0 0: Do not set 0 0 1: Multiply by 2	RW
	PLC01		0 1 0: Multiply by 4 0 1 1: Multiply by 6 1 0 0: Multiply by 8	RW
	PLC02		1 0 1: 1 1 0: 1 1 1: } Do not set	RW
	(b3)	Nothing is assigned. Wh When read, its content is		
	(b4)	Reserved bit	Must set to "1"	RW
	 (b6-b5)	Reserved bit	Must set to "0"	RW
	PLC07	Operation enable bit (Note 4)	0: PLL Off 1: PLL On	RW
Note 2: When the PM21 bit Note 3: These three bits can cannot be modified. Note 4: Before setting this b	of PM2 re only be m	egister is "1" (clock modific odified when the PLC07 bit set the CM07 bit to "0" (ma	ation disable), writie enable). ation disable), writing to this registe = 0 (PLL turned off). The value once ain clock), set the CM17 to CM16 bi 0" (CM16 and CM17 bits enable).	written to t

Figure 1.9.6. PLC0 Register



The following describes the clocks generated by the clock generation circuit.

(1) Main Clock

This clock is used as the clock source for the CPU and peripheral function clocks. This clock is used as the clock source for the CPU and peripheral function clocks. The main clock oscillator circuit is configured by connecting a resonator between the XIN and XOUT pins. The main clock oscillator circuit contains a feedback resistor, which is disconnected from the oscillator circuit during stop mode in order to reduce the amount of power consumed in the chip. The main clock oscillator circuit may also be configured by feeding an externally generated clock to the XIN pin. Figure 1.9.7 shows the examples of main clock connection circuit.

After reset, the main clock divided by 8 is selected for the CPU clock.

The power consumption in the chip can be reduced by setting the CM05 bit of CM0 register to "1" (main clock oscillator circuit turned off) after switching the clock source for the CPU clock to a sub clock or ring oscillator clock. In this case, XOUT goes "H". Furthermore, because the internal feedback resistor remains on, XIN is pulled "H" to XOUT via the feedback resistor. Note that if an externally generated clock is fed into the XIN pin, the main clock cannot be turned off by setting the CM05 bit to "1", unless the sub clock is chosen as a CPU clock. If necessary, use an external circuit to turn off the clock.

During stop mode, all clocks including the main clock are turned off. Refer to "power control".



Figure 1.9.7. Examples of Main Clock Connection Circuit



(2) Sub Clock

The sub clock is generated by the sub clock oscillation circuit. This clock is used as the clock source for the CPU clock, as well as the timer A and timer B count sources. In addition, an fc clock with the same frequency as that of the sub clock can be output from the CLKOUT pin.

The sub clock oscillator circuit is configured by connecting a crystal resonator between the XCIN and XCOUT pins. The sub clock oscillator circuit contains a feedback resistor, which is disconnected from the oscillator circuit during stop mode in order to reduce the amount of power consumed in the chip. The sub clock oscillator circuit may also be configured by feeding an externally generated clock to the XCIN pin. Figure 1.9.8 shows the examples of sub clock connection circuit.

After reset, the sub clock is turned off. At this time, the feedback resistor is disconnected from the oscillator circuit.

To use the sub clock for the CPU clock, set the CM07 bit of CM0 register to "1 " (sub clock) after the sub clock becomes oscillating stably.

During stop mode, all clocks including the sub clock are turned off. Refer to "power control".



Figure 1.9.8. Examples of Sub Clock Connection Circuit



(3) Ring Oscillator Clock

This clock, approximately 1 MHz, is supplied by a ring oscillator. This clock is used as the clock source for the CPU and peripheral function clocks. In addition, if the PM22 bit of PM2 register is "1" (ring oscillator clock for the watchdog timer count source), this clock is used as the count source for the watchdog timer (Refer to "watchdog timer • Count source protective mode".

After reset, the ring oscillator is turned off. It is turned on by setting the CM21 bit of CM2 register to "1" (ring oscillator clock), and is used as the clock source for the CPU and peripheral function clocks, in place of the main clock. If the main clock stops oscillating when the CM20 bit of CM2 register is "1" (oscillation stop, re-oscillation detection function enabled) and the CM27 bit is "1" (oscillation stop, re-oscillation detection interrupt), the ring oscillator automatically starts operating, supplying the necessary clock for the microcomputer.

(4) PLL Clock

The PLL clock is generated PLL frequency synthesizer. This clock is used as the clock source for the CPU and peripheral function clocks. After reset, the PLL clock is turned off. The PLL frequency synthesizer is activated by setting the PLC07 bit to "1" (PLL operation). When the PLL clock is used as the clock source for the CPU clock, wait tsu(PLL) for the PLL clock to be stable, and then set the CM11 bit in the CM1 register to "1".

Before entering wait mode or stop mode, be sure to set the CM11 bit to "0" (CPU clock source is the main clock). Furthermore, before entering stop mode, be sure to set the PLC07 bit in the PLC0 register to "0" (PLL stops). Figure 1.9.9 shows the procedure for using the PLL clock as the clock source for the CPU. The PLL clock frequency is determined by the equation below.

PLL clock frequency=f(XIN) X (multiplying factor set by the PLC02 to PLC00 bits PLC0 register (However, 10 MHz \leq PLL clock frequency \leq 24 MHz)

The PLC02 to PLC00 bits can be set only once after reset. Table 1.9.2 shows the example for setting PLL clock frequencies.

	•		0		
Xin (MHz)	PLC02	PLC01	PLC00	Multiplying factor	PLL clock (MHz)(Note)
10	0	0	1	2	
5	0	1	0	4	
3.33	0	1	1	6	20
2.5	1	0	0	8	
12	0	0	1	2	
6	0	1	0	4	0.1
4	0	1	1	6	24
3	1	0	0	8	

Table 1.9.2. Example for Setting PLL Clock Frequencies

Note: 10MHz≤PLL clock frequency≤24MHz.





Figure 1.9.9. Procedure to Use PLL Clock as CPU Clock Source


CPU Clock and Peripheral Function Clock

Two type clocks: CPU clock to operate the CPU and peripheral function clocks to operate the peripheral functions.

(1) CPU Clock and BCLK

These are operating clocks for the CPU and watchdog timer.

The clock source for the CPU clock can be chosen to be the main clock, sub clock, ring oscillator clock or the PLL clock.

If the main clock or ring oscillator clock is selected as the clock source for the CPU clock, the selected clock source can be divided by 1 (undivided), 2, 4, 8 or 16 to produce the CPU clock. Use the CM06 bit in CM0 register and the CM17 to CM16 bits in CM1 register to select the divide-by-n value.

When the PLL clock is selected as the clock source for the CPU clock, the CM06 bit should be set to "0" and the CM17 to CM16 bits to "002" (undivided).

After reset, the main clock divided by 8 provides the CPU clock.

During memory expansion or microprocessor mode, a BCLK signal with the same frequency as the CPU clock can be output from the BCLK pin by setting the PM07 bit of PM0 register to "0" (output enabled).

Note that when entering stop mode from high or middle speed mode, ring oscillator mode or ring oscillator low power dissipation mode, or when the CM05 bit of CM0 register is set to "1" (main clock turned off) in low-speed mode, the CM06 bit of CM0 register is set to "1" (divide-by-8 mode).

(2) Peripheral Function Clock(f1, f2, f8, f32, f1SIO, f2SIO, f8SIO, f32SIO, fAD, fC32)

These are operating clocks for the peripheral functions.

Of these, fi (i = 1, 2, 8, 32) and fisio are derived from the main clock, PLL clock or ring oscillator clock by dividing them by i. The clock fi is used for timers A and B, and fisio is used for serial I/O. The f8 and f32 clocks can be output from the CLKOUT pin.

The fAD clock is produced from the main clock, PLL clock or ring oscillator clock, and is used for the A-D converter.

When the WAIT instruction is executed after setting the CM02 bit of CM0 register to "1" (peripheral function clock turned off during wait mode), or when the microcomputer is in low power dissipation mode, the fi, fiSIO and fAD clocks are turned off.

The fC32 clock is produced from the sub clock, and is used for timers A and B. This clock can be used when the sub clock is on.

Clock Output Function

During single-chip mode, the f8, f32 or fC clock can be output from the CLKOUT pin. Use the CM01 to CM00 bits of CM0 register to select.



Power Control

There are three power control modes. For convenience' sake, all modes other than wait and stop modes are referred to as normal operation mode here.

(1) Normal Operation Mode

Normal operation mode is further classified into seven modes.

In normal operation mode, because the CPU clock and the peripheral function clocks both are on, the CPU and the peripheral functions are operating. Power control is exercised by controlling the CPU clock frequency. The higher the CPU clock frequency, the greater the processing capability. The lower the CPU clock frequency, the smaller the power consumption in the chip. If the unnecessary oscillator circuits are turned off, the power consumption is further reduced.

Before the clock sources for the CPU clock can be switched over, the new clock source to which switched must be oscillating stably. If the new clock source is the main clock, sub clock or PLL clock, allow a sufficient wait time in a program until it becomes oscillating stably.

Note that operation modes cannot be changed directly from low speed or low power dissipation mode to ring oscillator or ring oscillator low power dissipation mode. Nor can operation modes be changed directly from ring oscillator or ring oscillator low power dissipation mode to low speed or low power dissipation mode. Where the CPU clock source is changed from the ring oscillator to the main clock, change the operation mode to the medium speed mode (divided by 8 mode) after the clock was divided by 8 (the CM06 bit of CM0 register was set to "1") in the ring oscillator mode.

• High-speed Mode

The main clock divided by 1 provides the CPU clock. If the sub clock is on, fC32 can be used as the count source for timers A and B.

• PLL Operation Mode

The main clock multiplied by 2, 4, 6 or 8 provides the PLL clock, and this PLL clock serves as the CPU clock. If the sub clock is on, fC32 can be used as the count source for timers A and B. PLL operation mode can be entered from high speed mode. If PLL operation mode is to be changed to wait or stop mode, first go to high speed mode before changing.

Medium-speed Mode

The main clock divided by 2, 4, 8 or 16 provides the CPU clock. If the sub clock is on, fC32 can be used as the count source for timers A and B.

Low-speed Mode

The sub clock provides the CPU clock. The main clock is used as the clock source for the peripheral function clock when the CM21 bit is set to "0" (ring oscillator turned off), and the ring oscillator clock is used when the CM21 bit is set to "1" (ring oscillator oscillating).

The fC32 clock can be used as the count source for timers A and B.

• Low Power Dissipation Mode

In this mode, the main clock is turned off after being placed in low speed mode. The sub clock provides the CPU clock. The fc32 clock can be used as the count source for timers A and B.

Simultaneously when this mode is selected, the CM06 bit of CM0 register becomes "1" (divided by 8 mode). In the low power dissipation mode, do not change the CM06 bit. Consequently, the medium speed (divided by 8) mode is to be selected when the main clock is operated next.



Ring Oscillator Mode

The ring oscillator clock divided by 1 (undivided), 2, 4, 8 or 16 provides the CPU clock. The ring oscillator clock is also the clock source for the peripheral function clocks. If the sub clock is on, fC32 can be used as the count source for timers A and B.

Ring Oscillator Low Power Dissipation Mode

The main clock is turned off after being placed in ring oscillator mode. The CPU clock can be selected as in the ring oscillator mode. The ring oscillator clock is the clock source for the peripheral function clocks. If the sub clock is on, fC32 can be used as the count source for timers A and B. When the operation mode is returned to the high and medium speed modes, set the CM06 bit to "1" (divided by 8 mode).

		CM2 register	C	/1 register		CM0 re	gister	
Modes		CM21	CM11	CM17, CM16	CM07	CM06	CM05	CM04
PLL operat	tion mode	0	1	002	0	0	0	
High-spee	d mode	0	0	002	0	0	0	
Medium-	divided by 2	0	0	012	0	0	0	
speed	divided by 4	0	0	102	0	0	0	
mode	divided by 8	0	0		0	1	0	
	divided by 16	0	0	112	0	0	0	
Low-speed mode					1		0	1
Low power	dissipation mode				1	1(Note 1)	1(Note 1)	1
Ring	divided by 1	1		002	0	0	0	
oscillator	divided by 2	1		012	0	0	0	
mode	divided by 4	1		102	0	0	0	
	divided by 8	1			0	1	0	
	divided by 16	1		112	0	0	0	
Ring oscillator low power dissipation mode		1	—	(Note 2)	0	(Note 2)	1	

Table 1.9.3. Setting Clock Related Bit and Modes

Note 1: When the CM05 bit is set to "1" (main clock turned off) in low-speed mode, the r dissipation mode and CM06 bit is set to "1" (divided by 8 mode) simultaneously Note 2: The divide-by-n value can be selected the same way as in ring oscillator mode. speed mode, the mode goes to low por

(2) Wait Mode

In wait mode, the CPU clock is turned off, so are the CPU (because operated by the CPU clock) and the watchdog timer. However, if the PM22 bit of PM2 register is "1" (ring oscillator clock for the watchdog timer count source), the watchdog timer remains active. Because the main clock, sub clock, ring oscillator clock and PLL clock all are on, the peripheral functions using these clocks keep operating.

Peripheral Function Clock Stop Function

If the CM02 bit is "1" (peripheral function clocks turned off during wait mode), the f1, f2, f8, f32, f1SIO, f8SIO, f32SIO and fAD clocks are turned off when in wait mode, with the power consumption reduced that much. However, fC32 remains on.

Entering Wait Mode

The microcomputer is placed into wait mode by executing the WAIT instruction.

When the CM11 bit = "1" (CPU clock source is the PLL clock), be sure to clear the CM11 bit to "0" (CPU clock source is the main clock) before going to wait mode. The power consumption of the chip can be reduced by clearing the PLC07 bit to "0" (PLL stops).

Pin Status During Wait Mode

Table 1.9.4 lists pin status during wait mode

Exiting Wait Mode

The microcomputer is moved out of wait mode by a hardware reset, NMI interrupt or peripheral function interrupt.

If the microcomputer is to be moved out of exit wait mode by a hardware reset or NMI interrupt, set the peripheral function interrupt priority ILVL2 to ILVL0 bits to "0002" (interrupts disabled) before executing the WAIT instruction.

The peripheral function interrupts are affected by the CM02 bit. If CM02 bit is "0" (peripheral function clocks not turned off during wait mode), all peripheral function interrupts can be used to exit wait



mode. If CM02 bit is "1" (peripheral function clocks turned off during wait mode), the peripheral functions using the peripheral function clocks stop operating, so that only the peripheral functions clocked by external signals can be used to exit wait mode.

	Pin	Memory expansion mode	Single-chip mode
		Microprocessor mode	
Ao to A19, Do to D	15, $\overline{CS0}$ to $\overline{CS3}$,	Retains status before wait mode	
BHE			
$\overline{RD}, \overline{WR}, \overline{WRL}, \overline{W}$	VRH	"H"	
HLDA,BCLK		"H"	
ALE		"H"	
I/O ports		Retains status before wait mode	Retains status before wait mode
CLKOUT	When fc selected		Does not stop
	When f8, f32 selected		Does not stop when the CM02
			bit is "0".
			When the CM02 bit is "1", the
			status immediately prior to
			entering wait mode is main-
			tained.

Table 1.9.5. Interrupts to Exit Wait Mode

Interrupt	CM02=0	CM02=1
NMI interrupt	Can be used	Can be used
Serial I/O interrupt	Can be used when operating with internal or external clock	Can be used when operating with external clock
key input interrupt	Can be used	Can be used
A-D conversion interrupt	Can be used in one-shot mode or single sweep mode	— (Do not use)
Timer A interrupt Timer B interrupt	Can be used in all modes	Can be used in event counter mode or when the count source is fC32
INT interrupt	Can be used	Can be used

Table 1.9.5 lists the interrupts to exit wait mode.

If the microcomputer is to be moved out of wait mode by a peripheral function interrupt, set up the following before executing the WAIT instruction.

1. In the ILVL2 to ILVL0 bits of interrupt control register, set the interrupt priority level of the periph eral function interrupt to be used to exit wait mode.

Also, for all of the peripheral function interrupts not used to exit wait mode, set the ILVL2 to ILVL0 bits to "0002" (interrupt disable).

- 2. Set the I flag to "1".
- 3. Enable the peripheral function whose interrupt is to be used to exit wait mode.

In this case, when an interrupt request is generated and the CPU clock is thereby turned on, an interrupt routine is executed.

The CPU clock turned on when exiting wait mode by a peripheral function interrupt is the same CPU clock that was on when the WAIT instruction was executed.



(3) Stop Mode

In stop mode, all oscillator circuits are turned off, so are the CPU clock and the peripheral function clocks. Therefore, the CPU and the peripheral functions clocked by these clocks stop operating. The least amount of power is consumed in this mode. If the voltage applied to Vcc1 and Vcc2 pins is VRAM or more, the internal RAM is retained. When applying 2.7 or less voltage to Vcc1 and Vcc2 pins, make sure Vcc1≥Vcc2≥VRAM.

However, the peripheral functions clocked by external signals keep operating. The following interrupts can be used to exit stop mode.

- NMI interrupt
- Key interrupt
- INT interrupt
- Timer A, Timer B interrupt (when counting external pulses in event counter mode)
- Serial I/O interrupt (when external clock is selected)
- Voltage down detection interrupt (refer to "voltage down detection interrupt" for an operating condition)

• Entering Stop Mode

The microcomputer is placed into stop mode by setting the CM10 bit of CM1 register to "1" (all clocks turned off). At the same time, the CM06 bit of CM0 register is set to "1" (divide-by-8 mode) and the CM15 bit of CM1 register is set to "1" (main clock oscillator circuit drive capability high).

Before entering stop mode, set the CM20 bit to "0" (oscillation stop, re-oscillation detection function disable).

Also, if the CM11 bit is "1" (PLL clock for the CPU clock source), set the CM11 bit to "0" (main clock for the CPU clock source) and the PLC07 bit to "0" (PLL turned off) before entering stop mode.

• Pin Status in Stop Mode

Table 1.9.6 lists pin status during stop mode

Exiting Stop Mode

The microcomputer is moved out of stop mode by a hardware reset, $\overline{\text{NMI}}$ interrupt or peripheral function interrupt.

If the microcomputer is to be moved out of stop mode by a hardware reset or $\overline{\text{NMI}}$ interrupt, set the peripheral function interrupt priority ILVL2 to ILVL0 bits to "0002" (interrupts disable) before setting the CM10 bit to "1".

If the microcomputer is to be moved out of stop mode by a peripheral function interrupt, set up the following before setting the CM10 bit to "1".

1. In the ILVL2 to ILVL0 bits of interrupt control register, set the interrupt priority level of the peripheral function interrupt to be used to exit stop mode.

Also, for all of the peripheral function interrupts not used to exit stop mode, set the ILVL2 to ILVL0 bits to "0002".

- 2. Set the I flag to "1".
- 3. Enable the peripheral function whose interrupt is to be used to exit stop mode.
- In this case, when an interrupt request is generated and the CPU clock is thereby turned on, an interrupt service routine is executed.

Which CPU clock will be used after exiting stop mode by a peripheral function or \overline{NMI} interrupt is determined by the CPU clock that was on when the microcomputer was placed into stop mode as follows:

If the CPU clock before entering stop mode was derived from the sub clock: sub clock

If the CPU clock before entering stop mode was derived from the main clock: main clock divide-by-8 If the CPU clock before entering stop mode was derived from the ring oscillator clock: ring oscillator clock divide-by-8



Table 1.9.6.	Pin	Status	in	Stop	Mode
		Otatao		0.00	moao

Pin		Pin Memory expansion mode Microprocessor mode	
	to D_{15} , $\overline{CS0}$ to $\overline{CS3}$,	Retains status before stop mode	
BHE			
RD, WR, WRL, WRH		"H"	
HLDA, BCLK		"H"	
ALE		"H"	
I/O ports		Retains status before stop mode	Retains status before stop mode
CLKOUT	When fc selected		"H"
	When f8, f32 selected		Retains status before stop mode



Figure 1.9.10 shows the state transition from normal operation mode to stop mode and wait mode. Figure 1.9.11 shows the state transition in normal operation mode.

Table 1.9.7 shows a state transition matrix describing allowed transition and setting. The vertical line shows current state and horizontal line shows state after transition.



Figure 1.9.10. State Transition to Stop Mode and Wait Mode





Figure 1.9.11. State Transition in Normal Mode



High-speed mode middle-speed mod							
	le	Low power dissipation mode	PLL operation mode ²	Ring oscillator mode	Ring oscillator low power dissipation mode	Stop mode	Wait mode
See Table A ⁸	(9)7		(13) ³	(15)		(16) ¹	(17)
(8)		(11) ^{1, 6}				(16) ¹	(17)
	(10)					(16) ¹	(17)
(12) ³							
(14) ⁴				See Table A ⁸	(11) ¹	(16) ¹	(17)
				(10)	See Table A ⁸	(16) ¹	(17)
(18) ⁵	(18)	(18)		(18) ⁵	(18) ⁵		
(18)	(18)	(18)		(18)	(18)		
				(18) (18) (18)			

Table 1.9.7. Allowed Transition and Setting

 Notes:

 1. Avoid making a transition when the CM21 bit is set to "1" (oscillation stop, re-oscillation detection function disabled) before transiting.

 2. Ring oscillator cock oscillates and stops in low-speed mode. In this mode, the ring oscillator can be used as peripheral function clock. Sub clock oscillates and stops in IDL operation mode. In this mode, sub clock can be used as peripheral function clock.

 3. PLL operation mode can only be entered from and changed to high-speed mode.
 4. Set the CM06 bit to "1" (division by 8 mode) before transiting from ring oscillator mode to high- or middle-speed mode.

 4. Set the CM06 bit to "1" (division by 8 mode) before transiting from ring oscillator mode to high- or middle-speed mode.

 5. When exiting stop mode, the CM06 bit is set to "1" (division by 8 mode).

 6. If the CM05 bit to "1" (main clock stop), then the CM06 bit is set to "1" (division by 8 mode).

 7. A transition can be made only when sub clock is oscillating.

 8. State transitions within the same mode (divide-by-n values changed or subclock oscillation turned on or off) are shown in the table below.

	Sub clock oscillating					Su	b clock tur	ned off			
		No division	Divided by 2	Divided by 4	Divided by 8	Divided by 16	No division	Divided by 2	Divided by 4	Divided by 8	Divided by 16
	No division		(4)	(5)	(7)	(6)	(1)				
ΧŌ	Divided by 2	(3)	/	(5)	(7)	(6)		(1)			
Sub clock oscillating	Divided by 4	(3)	(4)	/	(7)	(6)			(1)		
Sub oscil	Divided by 8	(3)	(4)	(5)	\backslash	(6)				(1)	
	Divided by 16	(3)	(4)	(5)	(7)	/					(1)
	No division	(2)					/	(4)	(5)	(7)	(6)
clock sd off	Divided by 2		(2)				(3)	/	(5)	(7)	(6)
Sub clo turned	Divided by 4			(2)			(3)	(4)	/	(7)	(6)
Sub turne	Divided by 8				(2)		(3)	(4)	(5)	/	(6)
	Divided by 16					(2)	(3)	(4)	(5)	(7)	
9. () : setting method. Refer to following table: Cannot transit											

9. () : setting method. Refer to following table

	Setting	Operation
(1)	CM04 = 0	Sub clock turned off
(2)	CM04 = 1	Sub clock oscillating
(3)	CM06 = 0, CM17 = 0 , CM16 = 0	CPU clock no division mode
(4)	CM06 = 0, CM17 = 0 , CM16 = 1	CPU clock division by 2 mode
(5)	CM06 = 0, CM17 = 1 , CM16 = 0	CPU clock division by 4 mode
(6)	CM06 = 0, CM17 = 1 , CM16 = 1	CPU clock division by 16 mode
(7)	CM06 = 1	CPU clock division by 8 mode
(8)	CM07 = 0	Main clock, PLL clock, or ring oscillator clock selected
(9)	CM07 = 1	Sub clock selected
(10)	CM05 = 0	Main clock oscillating
(11)	CM05 = 1	Main clock turned off
(12)	PLC07 = 0, CM11 = 0	Main clock selected
(13)	PLC07 = 1, CM11 = 1	PLL clock selected
(14)	CM21 = 0	Main clock or PLL clock selected
(15)	CM21 = 1	Ring oscillator clock selected
(16)	CM10 = 1	Transition to stop mode
(17)	wait instruction	Transition to wait mode
(18)	Hardware interrupt	Exit stop mode or wait mode

CM04, CM05, CM06, CM07 CM10, CM11, CM16, CM17	
CM20, CM21	: bit of CM2 register
PLC07	: bit of PLC0 register

System Clock Protective Function

When the main clock is selected for the CPU clock source, this function disables the clock against modifications in order to prevent the CPU clock from becoming halted by run-away.

If the PM21 bit of PM2 register is set to "1" (clock modification disabled), the following bits are protected against writes:

- CM02, CM05, and CM07 bits in CM0 register
- CM10, CM11 bits in CM1 register
- CM20 bit in CM2 register
- All bits in PLC0 register

Before the system clock protective function can be used, the following register settings must be made while the CM05 bit of CM0 register is "0" (main clock oscillating) and CM07 bit is "0" (main clock selected for the CPU clock source):

(1) Set the PRC1 bit of PRCR register to "1" (enable writes to PM2 register).

- (2) Set the PM21 bit of PM2 register to "1" (disable clock modification).
- (3) Set the PRC1 bit of PRCR register to "0" (disable writes to PM2 register).

Do not execute the WAIT instruction when the PM21 bit is "1".

Oscillation Stop and Re-oscillation Detect Function

The oscillation stop and re-oscillation detect function is such that main clock oscillation circuit stop and reoscillation are detected. At oscillation stop, re-oscillation detection, reset or oscillation stop, re-oscillation detection interrupt are generated. Which is to be generated can be selected using the CM27 bit of CM2 register. The oscillation stop detection function can be enabled and disabled by the CM20 bit in the CM2 register. Table 1.9.8 lists an specification overview of the oscillation stop and re-oscillation detect function.

Table 1.9.8. Specification Overview o	f Oscillation Stop and Re-oscillation Detect Function
Item	Specification

Item	Specification
Oscillation stop detectable clock and	$f(X_{IN}) \ge 2 MHz$
frequency bandwidth	
Enabling condition for oscillation stop,	Set CM20 bit to "1"(enable)
re-oscillation detection function	
Operation at oscillation stop,	•Reset occurs (when CM27 bit =0)
re-oscillation detection	•Oscillation stop, re-oscillation detection interrupt occurs(when CM27 bit =1)



(1) Operation When CM27 bit = 0 (Oscillation Stop Detection Reset)

Where main clock stop is detected when the CM20 bit is "1" (oscillation stop, re-oscillation detection function enabled), the microcomputer is initialized, coming to a halt (oscillation stop reset; refer to "SFR", "Reset").

This status is reset with hardware reset 1 or hardware reset 2. Also, even when re-oscillation is detected, the microcomputer can be initialized and stopped; it is, however, necessary to avoid such usage. (During main clock stop, do not set the CM20 bit to "1" and the CM27 bit to "0".)

(2) Operation When CM27 bit = 0 (Oscillation Stop and Re-oscillation Detect Interrupt)

Where the main clock corresponds to the CPU clock source and the CM20 bit is "1" (oscillation stop and re-oscillation detect function enabled), the system is placed in the following state if the main clock comes to a halt:

• Oscillation stop and re-oscillation detect interrupt request occurs.

• The ring oscillator starts oscillation, and the ring oscillator clock becomes the clock source for CPU clock and peripheral functions in place of the main clock.

- CM21 bit = 1 (ring oscillator clock for CPU clock source)
- CM22 bit = 1 (main clock stop detected)
- CM23 bit = 1 (main clock stopped)

Where the PLL clock corresponds to the CPU clock source and the CM20 bit is "1", the system is placed in the following state if the main clock comes to a halt: Since the CM21 bit remains unchanged, set it to "1" (ring oscillator clock) inside the interrupt routine.

- Oscillation stop and re-oscillation detect interrupt request occurs.
- CM22 bit = 1 (main clock stop detected)
- CM23 bit = 1 (main clock stopped)
- CM21 bit remains unchanged

Where the CM20 bit is "1", the system is placed in the following state if the main clock re-oscillates from the stop condition:

- Oscillation stop and re-oscillation detect interrupt request occurs.
- CM22 bit = 1 (main clock re-oscillation detected)
- CM23 bit = 0 (main clock oscillation)
- CM21 bit remains unchanged



How to Use Oscillation Stop and Re-oscillation Detect Function

- The oscillation stop and re-oscillation detect interrupt shares the vector with the watchdog timer interrupt. If the oscillation stop, re-oscillation detection and watchdog timer interrupts both are used, read the CM22 bit in an interrupt routine to determine which interrupt source is requesting the interrupt.
- Where the main clock re-oscillated after oscillation stop, the clock source for the CPU clock and peripheral functions must be switched to the main clock in the program. Figure 1.9.12 shows the procedure for switching the clock source from the ring oscillator to the main clock.
- Simultaneously with oscillation stop, re-oscillation detection interrupt occurrence, the CM22 bit becomes "1". When the CM22 bit is set at "1", oscillation stop, re-oscillation detection interrupt are disabled. By setting the CM22 bit to "0" in the program, oscillation stop, re-oscillation detection interrupt are enabled.
- If the main clock stops during low speed mode where the CM20 bit is "1", an oscillation stop, re-oscillation detection interrupt request is generated. At the same time, the ring oscillator starts oscillating. In this case, although the CPU clock is derived from the sub clock as it was before the interrupt occurred, the peripheral function clocks now are derived from the ring oscillator clock.
- To enter wait mode while using the oscillation stop, re-oscillation detection function, set the CM02 bit to "0" (peripheral function clocks not turned off during wait mode).
- Since the oscillation stop, re-oscillation detection function is provided in preparation for main clock stop due to external factors, set the CM20 bit to "0" (Oscillation stop, re-oscillation detection function disabled) where the main clock is stopped or oscillated in the program, that is where the stop mode is selected or the CM05 bit is altered.
- This function cannot be used if the main clock frequency is 2 MHz or less. In that case, set the CM20 bit to "0".



Figure 1.9.12. Procedure to Switch Clock Source From Ring Oscillator to Main Clock



Protection

In the event that a program runs out of control, this function protects the important registers so that they will not be rewritten easily. Figure 1.10.1 shows the PRCR register. The following lists the registers protected by the PRCR register.

- Registers protected by PRC0 bit: CM0, CM1, CM2, PLC0 and PCLKR registers
- Registers protected by PRC1 bit: PM0, PM1, PM2, TB2SC, INVC0 and INVC1 registers
- Registers protected by PRC2 bit: PD9, S3C and S4C registers
- Registers protected by PRC3 bit: VCR2 and D4INT registers

Set the PRC2 bit to "1" (write enabled) and then write to any address, and the PRC2 bit will be cleared to "0" (write protected). The registers protected by the PRC2 bit should be changed in the next instruction after setting the PRC2 bit to "1". Make sure no interrupts or DMA transfers will occur between the instruction in which the PRC2 bit is set to "1" and the next instruction. The PRC0, PRC1 and PRC3 bits are not automatically cleared to "0" by writing to any address. They can only be cleared in a program.



Figure 1.10.1. PRCR Register



Interrupts

Type of Interrupts

Figure 1.11.1 shows types of interrupts.



Figure 1.11.1. Interrupts

Maskable Interrupt: An interrupt which can be enabled (disabled) by the interrupt enable flag (I flag) or
 whose interrupt priority <u>can be changed</u> by priority level.

• Non-maskable Interrupt: An interrupt which cannot be enabled (disabled) by the interrupt enable flag (I flag) or whose interrupt priority <u>cannot be changed</u> by priority level.



Software Interrupts

A software interrupt occurs when executing certain instructions. Software interrupts are non-maskable interrupts.

Undefined Instruction Interrupt

An undefined instruction interrupt occurs when executing the UND instruction.

Overflow Interrupt

An overflow interrupt occurs when executing the INTO instruction with the O flag set to "1" (the operation resulted in an overflow). The following are instructions whose O flag changes by arithmetic: ABS, ADC, ADCF, ADD, CMP, DIV, DIVU, DIVX, NEG, RMPA, SBB, SHA, SUB

BRK Interrupt

A BRK interrupt occurs when executing the BRK instruction.

• INT Instruction Interrupt

An INT instruction interrupt occurs when executing the INT instruction. Software interrupt Nos. 0 to 63 can be specified for the INT instruction. Because software interrupt Nos. 4 to 31 are assigned to peripheral function interrupts, the same interrupt routine as for peripheral function interrupts can be executed by executing the INT instruction.

In software interrupt Nos. 0 to 31, the U flag is saved to the stack during instruction execution and is cleared to "0" (ISP selected) before executing an interrupt sequence. The U flag is restored from the stack when returning from the interrupt routine. In software interrupt Nos. 32 to 63, the U flag does not change state during instruction execution, and the SP then selected is used.



Hardware Interrupts

Hardware interrupts are classified into two types - special interrupts and peripheral function interrupts.

(1) Special Interrupts

Special interrupts are non-maskable interrupts.

NMI Interrupt

An $\overline{\text{NMI}}$ interrupt is generated when input on the $\overline{\text{NMI}}$ pin changes state from high to low. For details about the $\overline{\text{NMI}}$ interrupt, refer to the section "NMI interrupt".

DBC Interrupt

Do not normally use this interrupt because it is provided exclusively for use by development support tools.

Watchdog Timer Interrupt

Generated by the watchdog timer. Once a watchdog timer interrupt is generated, be sure to initialize the watchdog timer. For details about the watchdog timer, refer to the section "watchdog timer".

Oscillation Stop and Re-oscillation Detection Interrupt

Generated by the oscillation stop and re-oscillation detection function. For details about the oscillation stop and re-oscillation detection function, refer to the section "clock generating circuit".

Voltage Down Detection Interrupt

Generated by the voltage detection circuit. For details about the voltage detection circuit, refer to the section "voltage detection circuit".

Single-step Interrupt

Do not normally use this interrupt because it is provided exclusively for use by development support tools.

Address Match Interrupt

An address match interrupt is generated immediately before executing the instruction at the address indicated by the RMAD0 to RMAD3 register that corresponds to one of the AIER register's AIER0 or AIER1 bit or the AIER2 register's AIER20 or AIER21 bit which is "1" (address match interrupt enabled). For details about the address match interrupt, refer to the section "address match interrupt".

(2) Peripheral Function Interrupts

Peripheral function interrupts are maskable interrupts and generated by the microcomputer's internal functions. The interrupt sources for peripheral function interrupts are listed in "Table 1.11.2. Relocatable Vector Tables". For details about the peripheral functions, refer to the description of each peripheral function in this manual.



Interrupts and Interrupt Vector

One interrupt vector consists of 4 bytes. Set the start address of each interrupt routine in the respective interrupt vectors. When an interrupt request is accepted, the CPU branches to the address set in the corresponding interrupt vector. Figure 1.11.2 shows the interrupt vector.



Figure 1.11.2. Interrupt Vector

• Fixed Vector Tables

The fixed vector tables are allocated to the addresses from FFFDC16 to FFFF16. Table 1.11.1 lists the fixed vector tables. In the flash memory version of microcomputer, the vector addresses (H) of fixed vectors are used by the ID code check function. For details, refer to the section "flash memory rewrite disabling function".

Table 1.11.1. Fixed Vector Tables

Interrupt source	Vector table addresses	Remarks	Reference
	Address (L) to address (H)		
Undefined instruction	FFFDC16 to FFFDF16	Interrupt on UND instruction	M16C/60, M16C/20
Overflow	FFFE016 to FFFE316	Interrupt on INTO instruction	serise software
BRK instruction	FFFE416 to FFFE716	If the contents of address FFFE716 is FF16, program ex- ecution starts from the address shown by the vector in the relocatable vector table.	maual
Address match	FFFE816 to FFFEB16		Address match interrupt
Single step (Note)	FFFEC16 to FFFEF16		
Watchdog timer	FFFF016 to FFFF316		Watchdog timer
Oscillation stop and re-oscillation detection			Clock generating circuit
Voltage down			
detection			Voltage detection circuit
DBC (Note)	FFFF416 to FFFF716		
NMI	FFFF816 to FFFFB16		NMI interrupt
Reset	FFFFC16 to FFFFF16		Reset

Note: Do not normally use this interrupt because it is provided exclusively for use by development support tools.



• Relocatable Vector Tables

The 256 bytes beginning with the start address set in the INTB register comprise a reloacatable vector table area. Table 1.11.2 lists the relocatable vector tables. Setting an even address in the INTB register results in the interrupt sequence being executed faster than in the case of odd addresses.

Table 1.11.2. Relocatable Vector Tables

Interrupt source	Vector address (Note 1) Address (L) to address (H)	Software interrupt number	Reference	
BRK instruction (Note 5)	+0 to +3 (000016 to 000316)	0	M16C/60, M16C/20	
(Reserved)		1 to 3	series software manual	
ĪNT3	+16 to +19 (001016 to 001316)	4	INT interrupt	
Timer B5	+20 to +23 (001416 to 001716)	5	Timer	
(Note 4, 6) Timer B4, UART1 bus collision detect	+24 to +27 (001816 to 001B16)	6	Timer	
(Note 4, 6) Timer B3, UART0 bus collision detect	+28 to +31 (001C16 to 001F16)	7	Serial I/O	
SI/O4, INT5 (Note 2)	+32 to +35 (002016 to 002316)	8	INT interrupt	
SI/O3, INT4 (Note 2)	+36 to +39 (002416 to 002716)	9	Serial I/O	
UART 2 bus collision detection (Note 6)	+40 to +43 (002816 to 002B16)	10	Serial I/O	
DMA0	+44 to +47 (002C16 to 002F16)	11	DMAG	
DMA1	+48 to +51 (003016 to 003316)	12	DMAC	
Key input interrupt	+52 to +55 (003416 to 003716)	13	Key input interrupt	
A-D	+56 to +59 (003816 to 003B16)	14	A-D convertor	
UART2 transmit, NACK2 (Note 3)	+60 to +63 (003C16 to 003F16)	15		
UART2 receive, ACK2 (Note 3)	+64 to +67 (004016 to 004316)	16	Serial I/O	
UART0 transmit, NACK0(Note 3)	+68 to +71 (004416 to 004716)	17		
UART0 receive, ACK0 (Note 3)	+72 to +75 (004816 to 004B16)	18	Senai I/O	
UART1 transmit, NACK1(Note 3)	+76 to +79 (004C16 to 004F16)	19		
UART1 receive, ACK1 (Note 3)	+80 to +83 (005016 to 005316)	20		
Timer A0	+84 to +87 (005416 to 005716)	21		
Timer A1	+88 to +91 (005816 to 005B16)	22		
Timer A2	+92 to +95 (005C16 to 005F16)	23		
Timer A3	+96 to +99 (006016 to 006316)	24		
Timer A4	+100 to +103 (006416 to 006716)	25	Timer	
Timer B0	+104 to +107 (006816 to 006B16)	26		
Timer B1	+108 to +111 (006C16 to 006F16)	27		
Timer B2	+112 to +115 (007016 to 007316)	28		
ĪNTO	+116 to +119 (007416 to 007716)	29		
ĪNT1	+120 to +123 (007816 to 007B16)	30	INT interrupt	
ĪNT2	+124 to +127 (007C16 to 007F16)	31	··· •··	
Software interrupt (Note 5)	+128 to +131 (008016 to 008316) to	32 to	M16C/60, M16C/20 series software	
, ,	+252 to +255 (00FC16 to 00FF16)	63	manual	

Note 1: Address relative to address in INTB.

Note 2: Use the IFSR register's IFSR6 and IFSR7 bits to select.

Note 3: During I²C mode, NACK and ACK interrupts comprise the interrupt source.

Note 4: Use the IFSR2A register's IFSR26 and IFSR27 bits to select.

Note 5: These interrupts cannot be disabled using the I flag.

Note 6: Bus collision detection : During IE mode, this bus collision detection constitutes the cause of an interrupt.

During I²C mode, however, a start condition or a stop condition detection constitutes the cause of an interrupt.



Interrupt Control

The following describes how to enable/disable the maskable interrupts, and how to set the priority in which order they are accepted. What is explained here does not apply to nonmaskable interrupts.

Use the FLG register's I flag, IPL, and each interrupt control register's ILVL2 to ILVL0 bits to enable/disable the maskable interrupts. Whether an interrupt is requested is indicated by the IR bit in each interrupt control register.

Figure 1.11.3 shows the interrupt control registers.



b7 b6 b5 b4 b3 b2 b1 b0	TB3IC/I BCNIC DM0IC, KUPIC ADIC S0TIC t	J1BCNIC (Note 3) J0BCNIC (Note 3) DM1IC o S2TIC	Address After reset 004516 XXXXX0002 004616 XXXXX0002 004716 XXXXX0002 004A16 XXXXX0002 004B16,004C16 XXXXX002 004B16,004C16 XXXXX002 004B16 XXXXX002 004B16 XXXXX002 004B16 XXXX002 004B16 XXXX002	
			005516 to 005916 XXXXX0002 005A16 to 005C16 XXXXX0002	
	Bit symbol	Bit name	Function	RW
	ILVL0	Interrupt priority level select bit	b2 b1 b0 0 0 0 : Level 0 (interrupt disabled) 0 0 1 : Level 1	RW
	ILVL1		010: Level 2 011: Level 3 100: Level 4	RW
	ILVL2		1 0 1 : Level 5 1 1 0 : Level 6 1 1 1 : Level 7	RW
	IR	Interrupt request bit	0 : Interrupt not requested 1 : Interrupt requested	RW (Note 2
	(b7-b4)	No functions are ass When writing to thes when read are indete	e bits, write "0". The values in these bits	_
b7 b6 b5 b4 b3 b2 b1 b0	S4IC/IN S3IC/IN		XX00X0002 XX00X0002 XX00X0002	
	S3IC/IN	IT5IC 004816	XX00X0002 XX00X0002	RW
	S3IC/IN INTOIC	IT5IC 004816 IT4IC 004916 to INT2IC 005D16 tc	XX00X0002 XX00X0002 0 005F16 XX00X0002 Function	RW
	S3IC/IN INT0IC Bit symbol	IT5IC 004816 IT4IC 004916 to INT2IC 005D16 to Bit name Interrupt priority level	XX00X0002 XX00X0002 0 005F16 XX00X0002 Function 0 0 0 : Level 0 (interrupt disabled) 0 0 1 : Level 1 0 1 0 : Level 2 0 1 1 : Level 3 1 0 0 : Level 4	
	S3IC/IN INTOIC Bit symbol ILVL0	IT5IC 004816 IT4IC 004916 to INT2IC 005D16 to Bit name Interrupt priority level	XX00X0002 XX00X0002 0 005F16 XX00X0002 Function 0 0 0 : Level 0 (interrupt disabled) 0 0 0 : Level 1 0 1 0 : Level 2 0 1 1 : Level 3	RW
	S3IC/IN INTOIC Bit symbol ILVL0 ILVL1	IT5IC 004816 IT4IC 004916 to INT2IC 005D16 to Bit name Interrupt priority level	XX00X0002 XX00X0002 0 005F16 XX00X0002 Function 0 0 0 : Level 0 (interrupt disabled) 0 0 1 : Level 1 0 1 0 : Level 2 0 1 1 : Level 3 1 0 0 : Level 4 1 0 1 : Level 5 1 1 0 : Level 6	RW
	S3IC/IN INTOIC Bit symbol ILVL0 ILVL1 ILVL2	TSIC 004816 IT4IC 004916 to INT2IC 005D16 to Bit name Interrupt priority level select bit	XX00X0002 XX00X0002 0 005F16 XX00X0002	RW RW RW (Note
	S3IC/IN INTOIC Bit symbol ILVL0 ILVL1 ILVL2 IR	TSIC 004816 IT4IC 004916 to INT2IC 005D16 to Bit name Interrupt priority level select bit	XX00X0002 XX00X0002 0 005F16 XX00X0002 Function b2 b1 b0 0 0 0 : Level 0 (interrupt disabled) 0 0 1 : Level 1 0 1 0 : Level 2 0 1 1 : Level 3 1 0 0 : Level 3 1 0 0 : Level 4 1 0 1 : Level 5 1 1 0 : Level 6 1 1 1 : Level 7 0: Interrupt not requested 1: Interrupt requested 0 : Selects falling edge (Notes 3, 5)	RW RW RW (Note

Figure 1.11.3. Interrupt Control Registers



I Flag

The I flag enables or disables the maskable interrupt. Setting the I flag to "1" (= enabled) enables the maskable interrupt. Setting the I flag to "0" (= disabled) disables all maskable interrupts.

IR Bit

The IR bit is set to "1" (= interrupt requested) when an interrupt request is generated. Then, when the interrupt request is accepted and the CPU branches to the corresponding interrupt vector, the IR bit is cleared to "0" (= interrupt not requested).

The IR bit can be cleared to "0" in a program. Note that do not write "1" to this bit.

ILVL2 to ILVL0 Bits and IPL

Interrupt priority levels can be set using the ILVL2 to ILVL0 bits.

Table 1.11.3 shows the settings of interrupt priority levels and Table 1.11.4 shows the interrupt priority levels enabled by the IPL.

The following are conditions under which an interrupt is accepted:

- I flag = "1"
- IR bit = "1"
- · interrupt priority level > IPL

Table 1.11.3. Settings of Interrupt Priority Levels

The I flag, IR bit, ILVL2 to ILVL0 bits and IPL are independent of each other. In no case do they affect one another.

ILVL2 to ILVL0 bits	Interrupt priority level	Priority order
0002	Level 0 (interrupt disabled)	
0012	Level 1	Low
0102	Level 2	
0112	Level 3	
1002	Level 4	
1012	Level 5	
1102	Level 6	
1112	Level 7	High

Table 1.11.4. Interrupt Priority Levels Enabled by IPL

IPL	Enabled interrupt priority levels
0002	Interrupt levels 1 and above are enabled
0012	Interrupt levels 2 and above are enabled
0102	Interrupt levels 3 and above are enabled
0112	Interrupt levels 4 and above are enabled
1002	Interrupt levels 5 and above are enabled
1012	Interrupt levels 6 and above are enabled
1102	Interrupt levels 7 and above are enabled
1112	All maskable interrupts are disabled



Interrupt Sequence

An interrupt sequence — what are performed over a period from the instant an interrupt is accepted to the instant the interrupt routine is executed — is described here.

If an interrupt occurs during execution of an instruction, the processor determines its priority when the execution of the instruction is completed, and transfers control to the interrupt sequence from the next cycle. If an interrupt occurs during execution of either the SMOVB, SMOVF, SSTR or RMPA instruction, the processor temporarily suspends the instruction being executed, and transfers control to the interrupt sequence.

The CPU behavior during the interrupt sequence is described below. Figure 1.11.4 shows time required for executing the interrupt sequence.

- (1) The CPU gets interrupt information (interrupt number and interrupt request priority level) by reading the address 0000016. Then it clears the IR bit for the corresponding interrupt to "0" (interrupt not requested).
- (2) The FLG register immediately before entering the interrupt sequence is saved to the CPU's internal temporary register^(Note 1).
- (3) The I, D and U flags in the FLG register become as follows:

The I flag is cleared to "0" (interrupts disabled).

The D flag is cleared to "0" (single-step interrupt disabled).

The U flag is cleared to "0" (ISP selected).

However, the U flag does not change state if an INT instruction for software interrupt Nos. 32 to 63 is executed.

- (4) The CPU's internal temporary register (Note 1) is saved to the stack.
- (5) The PC is saved to the stack.
- (6) The interrupt priority level of the accepted interrupt is set in the IPL.
- (7) The start address of the relevant interrupt routine set in the interrupt vector is stored in the PC.

After the interrupt sequence is completed, the processor resumes executing instructions from the start address of the interrupt routine.

Note: This register cannot be used by user.

CPU clock	
Address bus	Address 000016 Indeterminate (Note 1) SP-2 SP-4 vec vec+2 PC
Data bus	Interrupt Indeterminate (Note 1) SP-2 SP-4 vec vec+2 contents
RD	Indeterminate (Note 1)
WR (Note 2)	
	 The indeterminate state depends on the instruction queue buffer. A read cycle occurs when the instruction queue buffer is ready to accept instructions. The WR signal timing shown here is for the case where the stack is located in the internal RAM.

Figure 1.11.4. Time Required for Executing Interrupt Sequence



Interrupt Response Time

Figure 1.11.5 shows the interrupt response time. The interrupt response or interrupt acknowledge time denotes a time from when an interrupt request is generated till when the first instruction in the interrupt routine is executed. Specifically, it consists of a time from when an interrupt request is generated till when the instruction then executing is completed ((a) in Figure 1.11.5) and a time during which the interrupt sequence is executed ((b) in Figure 1.11.5).



Figure 1.11.5. Interrupt response time

Variation of IPL when Interrupt Request is Accepted

When a maskable interrupt request is accepted, the interrupt priority level of the accepted interrupt is set in the IPL.

When a software interrupt or special interrupt request is accepted, one of the interrupt priority levels listed in Table 1.11.5 is set in the IPL. Shown in Table 1.11.5 are the IPL values of software and special interrupts when they are accepted.

Interrupt sources	Level that is set to IPL
Watchdog timer, NMI, Oscillation stop and re-oscillation detection,	7
voltage down detection	
Software, address match, DBC, single-step	Not changed



Saving Registers

In the interrupt sequence, the FLG register and PC are saved to the stack.

At this time, the 4 high-order bits of the PC and the 4 high-order (IPL) and 8 low-order bits of the FLG register, 16 bits in total, are saved to the stack first. Next, the 16 low-order bits of the PC are saved. Figure 1.11.6 shows the stack status before and after an interrupt request is accepted.

The other necessary registers must be saved in a program at the beginning of the interrupt routine. Use the PUSHM instruction, and all registers except SP can be saved with a single instruction.



Figure 1.11.6. Stack Status Before and After Acceptance of Interrupt Request



The operation of saving registers carried out in the interrupt sequence is dependent on whether the SP^(Note), at the time of acceptance of an interrupt request, is even or odd. If the stack pointer ^(Note) is even, the FLG register and the PC are saved, 16 bits at a time. If odd, they are saved in two steps, 8 bits at a time. Figure 1.11.7 shows the operation of the saving registers.

Note: When any INT instruction in software numbers 32 to 63 has been executed, this is the SP indicated by the U flag. Otherwise, it is the ISP.



Figure 1.11.7. Operation of Saving Register



Returning from an Interrupt Routine

The FLG register and PC in the state in which they were immediately before entering the interrupt sequence are restored from the stack by executing the REIT instruction at the end of the interrupt routine. Thereafter the CPU returns to the program which was being executed before accepting the interrupt request.

Return the other registers saved by a program within the interrupt routine using the POPM or similar instruction before executing the REIT instruction.

Interrupt Priority

If two or more interrupt requests are generated while executing one instruction, the interrupt request that has the highest priority is accepted.

For maskable interrupts (peripheral functions), any desired priority level can be selected using the ILVL2 to ILVL0 bits. However, if two or more maskable interrupts have the same priority level, their interrupt priority is resolved by hardware, with the highest priority interrupt accepted.

The watchdog timer and other special interrupts have their priority levels set in hardware. Figure 1.11.8 shows the priorities of hardware interrupts.

Software interrupts are not affected by the interrupt priority. If an instruction is executed, control branches invariably to the interrupt routine.



Figure 1.11.8. Hardware Interrupt Priority

Interrupt Priority Resolution Circuit

The interrupt priority resolution circuit is used to select the interrupt with the highest priority among those requested.

Figure 1.11.9 shows the circuit that judges the interrupt priority level.





Figure 1.11.9. Interrupts Priority Select Circuit



INT Interrupt

INTi interrupt (i=0 to 5) is triggered by the edges of external inputs. The edge polarity is selected using the IFSR register's IFSRi bit.

INT4 and INT5 share the interrupt vector and interrupt control register with SI/O3 and SI/O4, respectively. To use the INT4 interrupt, set the IFSR register's IFSR6 bit to "1" (= $\overline{INT4}$). To use the $\overline{INT5}$ interrupt, set the IFSR register's IFSR6 bit to "1" (= $\overline{INT4}$). To use the $\overline{INT5}$ interrupt, set the IFSR register's IFSR6 bit to "1" (= $\overline{INT4}$).

After modifying the IFSR6 or IFSR7 bit, clear the corresponding IR bit to "0" (= interrupt not requested) before enabling the interrupt.

Figure 1.11.10 shows the IFSR and IFSR2A registers.



Figure 1.11.10. IFSR Register and IFSR2A Register



NMI Interrupt

An $\overline{\text{NMI}}$ interrupt request is generated when input on the $\overline{\text{NMI}}$ pin changes state from high to low. The $\overline{\text{NMI}}$ interrupt is a non-maskable interrupt.

The input level of this $\overline{\text{NMI}}$ interrupt input pin can be read by accessing the P8 register's P8_5 bit. This pin cannot be used as an input port.

Key Input Interrupt

Of P104 to P107, a key input interrupt is generated when input on any of the P104 to P107 pins which has had the PD10 register's PD10_4 to PD10_7 bits set to "0" (= input) goes low. Key input interrupts can be used as a key-on wakeup function, the function which gets the microcomputer out of wait or stop mode. However, if you intend to use the key input interrupt, do not use P104 to P107 as analog input ports. Figure 1.11.11 shows the block diagram of the key input interrupt. Note, however, that while input on any pin which has had the PD10_4 to PD10_7 bits set to "0" (= input mode) is pulled low, inputs on all other pins of the port are not detected as interrupts.



Figure 1.11.11. Key Input Interrupt



Address Match Interrupt

An address match interrupt request is generated immediately before executing the instruction at the address indicated by the RMADi register (i=0 to 3). Set the start address of any instruction in the RMADi register. Use the AIER register's AIER0 and AIER1 bits and the AIER2 register's AIER20 and AIER21 bits to enable or disable the interrupt. Note that the address match interrupt is unaffected by the I flag and IPL. For address match interrupts, the value of the PC that is saved to the stack area varies depending on the instruction being executed (refer to "Saving Registers").

(The value of the PC that is saved to the stack area is not the correct return address.) Therefore, follow one of the methods described below to return from the address match interrupt.

• Rewrite the content of the stack and then use the REIT instruction to return.

• Restore the stack to its previous state before the interrupt request was accepted by using the POP or similar other instruction and then use a jump instruction to return.

Table 1.11.6 shows the value of the PC that is saved to the stack area when an address match interrupt request is accepted.

Note that when using the external bus in 8 bits width, no address match interrupts can be used for external areas.

Figure 1.11.12 shows the AIER, AIER2, and RMAD0 to RMAD3 registers.

Table 1.11.6. Value of the PC that is saved to the stack area when an address match interrupt request is accepted.

Instruction at the address indicated by the RMADi register				Value of the PC that is saved to the stack area		
16-bit op-cod Instruction sh ADD.B:S OR.B:S STNZ.B:S CMP.B:S JMPS MOV.B:S		SUB.B:S MOV.B:S STZX.B:S PUSHM JSRS	ation code instructions #IMM8,dest #IMM8,dest #IMM81,#IMM82,dest src #IMM8 =A0 or A1)	AND.B:S STZ.B:S POPM de	#IMM8,dest #IMM8,dest st	The address indicated by the RMADi register +2
Instructions other than the above				The address indicated by the RMADi register +1		

Value of the PC that is saved to the stack area : Refer to "Saving Registers".

Table 1.11.7. Relationship Between Address Match Interrupt Sources and Associated Registers

Address match interrupt sources	Address match interrupt enable bit	Address match interrupt register
Address match interrupt 0	AIER0	RMAD0
Address match interrupt 1	AIER1	RMAD1
Address match interrupt 2	AIER20	RMAD2
Address match interrupt 3	AIER21	RMAD3





Figure 1.11.12. AIER Register, AIER2 Register and RMAD0 to RMAD3 Registers



Watchdog Timer

The watchdog timer is the function of detecting when the program is out of control. Therefore, we recommend using the watchdog timer to improve reliability of a system. The watchdog timer contains a 15-bit counter which counts down the clock derived by dividing the CPU clock using the prescaler. Whether to generate a watchdog timer interrupt request or apply a watchdog timer reset as an operation to be performed when the watchdog timer underflows after reaching the terminal count can be selected using the PM12 bit of PM1 register. The PM12 bit can only be set to "1" (reset). Once this bit is set to "1", it cannot be set to "0" (watchdog timer interrupt) in a program. Refer to "Watchdog Timer Reset" for the details of watchdog timer reset.

When the main clock source is selected for CPU clock, ring oscillator clock, PLL clock, the divide-by-N value for the prescaler can be chosen to be 16 or 128. If a sub-clock is selected for CPU clock, the divide-by-N value for the prescaler is always 2 no matter how the WDC7 bit is set. The period of watchdog timer can be calculated as given below. The period of watchdog timer is, however, subject to an error due to the prescaler.

With main clock source chosen for CPU clock, ring oscillator clock, PLL clock

Watchdog timer period =	Prescaler dividing (16 or 128) X Watchdog timer count (32768)
	CPU clock

With sub-clock chosen for CPU clock

Watchdog timer period = Prescaler dividing (2) X Watchdog timer count (32768) CPU clock

For example, when CPU clock = 16 MHz and the divide-by-N value for the prescaler= 16, the watchdog timer period is approx. 32.8 ms.

The watchdog timer is initialized by writing to the WDTS register. The prescaler is initialized after reset. Note that the watchdog timer and the prescaler both are inactive after reset, so that the watchdog timer is activated to start counting by writing to the WDTS register.

In stop mode, wait mode and hold state, the watchdog timer and prescaler are stopped. Counting is resumed from the held value when the modes or state are released.

Figure 1.12.1 shows the block diagram of the watchdog timer. Figure 1.12.2 shows the watchdog timer-related registers.

Count source protective mode

In this mode, a ring oscillator clock is used for the watchdog timer count source. The watchdog timer can be kept being clocked even when CPU clock stops as a result of run-away.

Before this mode can be used, the following register settings are required:

- (1) Set the PRC1 bit of PRCR register to "1" (enable writes to PM1 and PM2 registers).
- (2) Set the PM12 bit of PM1 register to "1" (reset when the watchdog timer underflows).
- (3) Set the PM22 bit of PM2 register to "1" (ring oscillator clock used for the watchdog timer count source).
- (4) Set the PRC1 bit of PRCR register to "0" (disable writes to PM1 and PM2 registers).
- (5) Write to the WDTS register (watchdog timer starts counting).



Setting the PM22 bit to "1" results in the following conditions

• The ring oscillator starts oscillating, and the ring oscillator clock becomes the watchdog timer count source.

Watchdog timer period = Watchdog timer count (32768) ring oscillator clock

• The CM10 bit of CM1 register is disabled against write. (Writing a "1" has no effect, nor is stop mode entered.)

• The watchdog timer does not stop when in wait mode or hold state.









DMAC

DMAC

The DMAC (Direct Memory Access Controller) allows data to be transferred without the CPU intervention. Two DMAC channels are included. Each time a DMA request occurs, the DMAC transfers one (8 or 16-bit) data from the source address to the destination address. The DMAC uses the same data bus as used by the CPU. Because the DMAC has higher priority of bus control than the CPU and because it makes use of a cycle steal method, it can transfer one word (16 bits) or one byte (8 bits) of data within a very short time after a DMA request is generated. Figure 1.13.1 shows the block diagram of the DMAC. Table 1.13.1 shows the DMAC specifications. Figures 1.13.2 to 1.13.4 show the DMAC-related registers.



Figure 1.13.1. DMAC Block Diagram

A DMA request is generated by a write to the DMiSL register (i = 0-1)'s DSR bit, as well as by an interrupt request which is generated by any function specified by the DMiSL register's DMS and DSEL3–DSEL0 bits. However, unlike in the case of interrupt requests, DMA requests are not affected by the I flag and the interrupt control register, so that even when interrupt requests are disabled and no interrupt request can be accepted, DMA requests are always accepted. Furthermore, because the DMAC does not affect interrupts, the interrupt control register's IR bit does not change state due to a DMA transfer.

A data transfer is initiated each time a DMA request is generated when the DMiCON register's DMAE bit = "1" (DMA enabled). However, if the cycle in which a DMA request is generated is faster than the DMA transfer cycle, the number of transfer requests generated and the number of times data is transferred may not match. For details, refer to "DMA Requests".



Table 1.13.1. DMAC Specifications

Item		Specification	
No. of channels		2 (cycle steal method)	
Transfer memory space		 From any address in the 1M bytes space to a fixed address 	
		 From a fixed address to any address in the 1M bytes space 	
		 From a fixed address to a fixed address 	
Maximum No. of bytes transferred		128K bytes (with 16-bit transfers) or 64K bytes (with 8-bit transfers)	
DMA request fa	actors	Falling edge of INT0 or INT1	
(Note 1, Note	2)	Both edge of INT0 or INT1	
		Timer A0 to timer A4 interrupt requests	
		Timer B0 to timer B5 interrupt requests	
		UART0 transfer, UART0 reception interrupt requests	
		UART1 transfer, UART1 reception interrupt requests	
		UART2 transfer, UART2 reception interrupt requests	
		SI/O3, SI/O4 interrpt requests	
		A-D conversion interrupt requests	
		Software triggers	
Channel priorit	у	DMA0 > DMA1 (DMA0 takes precedence)	
Transfer unit		8 bits or 16 bits	
Transfer addre	ss direction	forward or fixed (The source and destination addresses cannot both be	
		in the forward direction.)	
Transfer mode	•Single transfer	Transfer is completed when the DMAi transfer counter ($i = 0-1$)	
		underflows after reaching the terminal count.	
	•Repeat transfer	When the DMAi transfer counter underflows, it is reloaded with the value	
		of the DMAi transfer counter reload register and a DMA transfer is con	
		tinued with it.	
DMA interrupt requ	lest generation timing	When the DMAi transfer counter underflowed	
DMA startup		Data transfer is initiated each time a DMA request is generated when the	
		DMAiCON register's DMAE bit = "1" (enabled).	
DMA shutdown	•Single transfer	When the DMAE bit is set to "0" (disabled)	
		 After the DMAi transfer counter underflows 	
	•Repeat transfer	When the DMAE bit is set to "0" (disabled)	
•		When a data transfer is started after patting the $DMAE$ bit to "4" (or	
Reload timing for forward ad-		abled), the forward address pointer is reloaded with the value of the	
dress pointer and transfer counter		SARi or the DARi pointer whichever is specified to be in the forward	
		direction and the DMAi transfer counter is reloaded with the value of the	
		DMAi transfer counter reload register.	

Notes:

1. DMA transfer is not effective to any interrupt. DMA transfer is affected neither by the I flag nor by the interrupt control register.

2. The selectable causes of DMA requests differ with each channel.

3. Make sure that no DMAC-related registers (addresses 002016–003F16) are accessed by the DMAC.





Figure 1.13.2. DM0SL Register


ĻĶĶĻĻ	b1 b0	Symbol DM1SL		Address 03BA16		
		Bit symbol	Bit	name	Function	RW
		DSEL0				RW
			DMA requ	est cause	Refer to note	
	·	DSEL1				RW
		DSEL2	1			RW
		DSEL3				RW
i		(b5-b4)		assigned. Whe	en write, set to "0". "0".	—
		DMS	DMA reque	est cause select bit	0: Basic cause of request 1: Extended cause of request	RW
		DSR	Software I request bi	t	A DMA request is generated by setting this bit to "1" when the DMS bit is "0" (basic cause) and the DSEL3 to DSEL0 bits are "00012" (software trigger). The value of this bit when read is "0"	RW
			e selected l	by a combinatio	n of DMS bit and DSEL3 to DSEL0 b	oits in the
manner descril SEL3 to DSEL0 DI			uest)	DMS=1(exter	nded cause of request)	
0 0 02 Fa	alling edg	e of INT1 pin	u001j			
	oftware tr mer A0	igger		_		
	mer AU mer A1			_		
1 0 02 Ti	mer A2			-		
	mer A3 mer A4			SI/O3 SI/O4		
1 1 1 2 Ti	mer B0			Two edges of	TINT1	
	mer B1			_		
	mer B2 ART0 trai	nsmit		_		
0 1 12 U/	ART0 rec	eive/ACK0		-		
	ART2 trai	nsmit eive/ACK2		-		
	D conver			_		
1 1 12 U/	ART1 rec	eive/ACK1		-		
		:0,1) Symbol DM0CON DM1CON		Address 002C16 003C16	After reset 00000X002 00000X002	
0		Symbol DM0CON	В	002C16 003C16 it name	00000X002 00000X002 Function	RW
0		Symbol DM0CON DM1CON	N B Transfer u	002C16 003C16 hit name nit bit select bit	00000X002 00000X002 Function 0 : 16 bits 1 : 8 bits	RW
0		Symbol DM0CON DM1CON Bit symbol	N B Transfer u	002C16 003C16 bit name	00000X002 00000X002 Function 0 : 16 bits 1 : 8 bits 0 : Single transfer 1 : Repeat transfer	RW RW
0		Symbol DM0COt DM1COt Bit symbol DMBIT	N Transfer u Repeat tra	002C16 003C16 hit name nit bit select bit ansfer mode	00000X002 00000X002 Function 0 : 16 bits 1 : 8 bits 0 : Single transfer 1 : Repeat transfer 1 : Repeat transfer 0 : DMA not requested 1 : DMA requested	RW
0		Symbol DM0COt DM1COt Bit symbol DMBIT DMASL	N Transfer u Repeat tra select bit DMA requ DMA enab	002C16 003C16 hit name nit bit select bit ansfer mode est bit ble bit	00000X002 00000X002 Function 0 : 16 bits 1 : 8 bits 0 : Single transfer 1 : Repeat transfer 0 : DMA not requested 1 : DMA requested 1 : DMA requested 0 : Disabled 1 : Enabled	RW RW RW
0		Symbol DM0COP DM1COP Bit symbol DMBIT DMASL DMAS	N Transfer u Repeat tra select bit DMA requ DMA enab Source ad select bit (002C16 003C16 iit name nit bit select bit ansfer mode est bit ole bit ldress direction Note 2)	00000X002 00000X002 Function 0 : 16 bits 1 : 8 bits 0 : Single transfer 1 : Repeat transfer 1 : Repeat transfer 0 : DMA not requested 1 : DMA requested 0 : Disabled	RW RW RW (Note 1)
0		Symbol DM0COt DM1COt Bit symbol DMBIT DMASL DMAS DMAE	Repeat tra select bit DMA requ DMA enab Source ad select bit (Destinatio	002C16 003C16 iit name nit bit select bit ansfer mode est bit ole bit ldress direction Note 2)	00000X002 00000X002 Function 0 : 16 bits 1 : 8 bits 0 : Single transfer 1 : Repeat transfer 0 : DMA not requested 1 : DMA requested 1 : DMA requested 0 : Disabled 1 : Enabled 0 : Fixed 1 : Forward 0 : Fixed	RW RW (Note 1) RW

Figure 1.13.3. DM1SL Register, DM0CON Register, and DM1CON Registers



	(b19) b3	(b16)(b15) b0 b7	(b8) b0 b7	b0	Symbol	Address A	After rese
		00 07		50	SÁR0 0	02216 to 002016 Inc	determina
		1	1 1 1		SAR1 0	03216 to 003016 In	determina
				Function		Setting range	RW
			Set the source	address of transfe	r		RW
						0000016 to FFFF16 read, these contents	
<u></u>	. <u>ii</u>		are "0".	gned. when white,	Set U. When	Teau, mese contents	-
	If the DSD If the DSD	bit is "1" (forw bit is "1" and t	DMĂ disabled). ard direction), this register (he DMAE bit is "1" (DMA er the value written to it can be	nabled), the DMAi		s pointer can be reac	l from
ЭМАі		• •	= 0, 1)(Note)				
23) b7	(b19) b3	(b16)(b15) b0 b7	(b8) b0 b7	b0	Symbol		After reset
XX	XX		!				determina determina
						1	
				Function		Setting range	RW
			Set the destinat	ion address of trai	nsfer	0000016 to FFFFF16	RW
l			Nothing is assig are "0".	ned. When write,	set "0". When	read, these contents	
Note	DMiCON r		DMA disabled). ard direction), this register (s pointer can be read	
	If the DAD If the DAD this registe	bit is "1" and t	the value written to it can be	≥ read. Symbol TCR0	Addr 002916,	002816 Indetermin	et ate
DMAi (b15)	If the DAD If the DAD this registe	bit is "1" and t er. Otherwise, f ounter (i = 0	the value written to it can be	∋ read. Symbol	Addr	002816 Indetermin	et ate
DMAi (b15)	If the DAD If the DAD this registe	bit is "1" and t er. Otherwise, f ounter (i = 0	the value written to it can be	≥ read. Symbol TCR0	Addr 002916,	002816 Indetermin	et ate

Figure 1.13.4. SAR0, SAR1, DAR0, DAR1, TCR0, and TCR1 Registers



1. Transfer Cycles

The transfer cycle consists of a memory or SFR read (source read) bus cycle and a write (destination write) bus cycle. The number of read and write bus cycles is affected by the source and destination addresses of transfer. During memory extension and microprocessor modes, it is also affected by the BYTE pin level. Furthermore, the bus cycle itself is extended by a software wait or RDY signal.

(a) Effect of Source and Destination Addresses

If the transfer unit and data bus both are 16 bits and the source address of transfer begins with an odd address, the source read cycle consists of one more bus cycle than when the source address of transfer begins with an even address.

Similarly, if the transfer unit and data bus both are 16 bits and the destination address of transfer begins with an odd address, the destination write cycle consists of one more bus cycle than when the destination address of transfer begins with an even address.

(b) Effect of BYTE Pin Level

During memory extension and microprocessor modes, if 16 bits of data are to be transferred on an 8bit data bus (input on the BYTE pin = high), the operation is accomplished by transferring 8 bits of data twice. Therefore, this operation requires two bus cycles to read data and two bus cycles to write data. Furthermore, if the DMAC is to access the internal area (internal ROM, internal RAM, or SFR), unlike in the case of the CPU, the DMAC does it through the data bus width selected by the BYTE pin.

(c) Effect of Software Wait

For memory or SFR accesses in which one or more software wait states are inserted, the number of bus cycles required for that access increases by an amount equal to software wait states.

(d) Effect of RDY Signal

During memory extension and microprocessor modes, DMA transfers to and from an external area are affected by the $\overline{\text{RDY}}$ signal. Refer to " $\overline{\text{RDY}}$ signal".

Figure 1.13.5 shows the example of the cycles for a source read. For convenience, the destination write cycle is shown as one cycle and the source read cycles for the different conditions are shown. In reality, the destination write cycle is subject to the same conditions as the source read cycle, with the transfer cycle changing accordingly. When calculating transfer cycles, take into consideration each condition for the source read and the destination write cycle, respectively. For example, when data is transferred in 16 bit units using an 8-bit bus ((2) in Figure 1.13.5), two source read bus cycles and two destination write bus cycles are required.



BCLK	
Address - bus -	CPU use Source Destination Dummy CPU use
- RD signal	
WR signal	
Data bus	CPU use Source Destination CPU use CPU use
	e transfer unit is 16 bits and the source address of transfer is an odd address, or when the unit is 16 bits and an 8-bit bus is used
BCLK	
Address - bus -	CPU use Source + 1 Destination CPU use CPU use
RD signal	
WR signal	
Data – bus	CPU use Source + 1 Destination CPU use CPU use
BCLK Address bus	CPU use Source Destination Dummy cycle CPU use
RD signal	
WR signal	
Data bus _	CPU use Source Destination CPU use CPU use
) When the	source read cycle under condition (2) has one wait state inserted
BCLK	
Address - bus _	CPU use Source Source + 1 Destination CPU use
RD signal	
- WR signal	
Data _	CPU use Source Source + 1 Destination CPU use



2. DMA Transfer Cycles

Any combination of even or odd transfer read and write addresses is possible. Table 1.13.2 shows the number of DMA transfer cycles. Table 1.13.3 shows the Coefficient j, k. The number of DMAC transfer cycles can be calculated as follows:

No. of transfer cycles per transfer unit = No. of read cycles x j + No. of write cycles x k

			Single-ch	nip mode	Memory expa	ansion mode
Transfer unit	Bus width	Access address			Microproce	essor mode
			No. of read	No. of write	No. of read	No. of write
			cycles	cycles	cycles	cycles
	16-bit	Even	1	1	1	1
8-bit transfers	(BYTE= "L")	Odd	1	1	1	1
(DMBIT= "1")	8-bit	Even	_	_	1	1
	(BYTE = "H")	Odd	_	_	1	1
	16-bit	Even	1	1	1	1
16-bit transfers	(BYTE = "L")	Odd	2	2	2	2
(DMBIT= "0")	8-bit	Even	_	_	2	2
	(BYTE = "H")	Odd	_	_	2	2

Table 1.13.2. DMA Transfer Cycles

Table 1.13.3. Coefficient j, k

		Internal	area					External	area		
	Internal R	OM, RAM	SF	R		Separa	te bus		Ν	/lultiplex bu	IS
	No wait	With wait	1-wait ²	2-wait ²	No wait		With wait ¹			With wait ¹	
						1 wait	2 waits	3 waits	1 wait	2 waits	3 waits
j	1	2	2	3	1	2	3	4	3	3	4
k	1	2	2	3	2	2	3	4	3	3	4

Notes:

Depends on the set value of CSE register.
 Depends on the set value of PM20 bit in PM2 register.



3. DMA Enable

When a data transfer starts after setting the DMAE bit in DMiCON register (i = 0, 1) to "1" (enabled), the DMAC operates as follows:

- (1) Reload the forward address pointer with the SARi register value when the DSD bit in DMiCON register is "1" (forward) or the DARi register value when the DAD bit of DMiCON register is "1" (forward).
- (2) Reload the DMAi transfer counter with the DMAi transfer counter reload register value.

If the DMAE bit is set to "1" again while it remains set, the DMAC performs the above operation. However, if a DMA request may occur simultaneously when the DMAE bit is being written, follow the steps below. Step 1: Write "1" to the DMAE bit and DMAS bit in DMiCON register simultaneously.

Step 2: Make sure that the DMAi is in an initial state as described above (1) and (2) in a program. If the DMAi is not in an initial state, the above steps should be repeated.

4. DMA Request

The DMAC can generate a DMA request as triggered by the cause of request that is selected with the DMS and DSEL3 to DSEL0 bits of DMiSL register (i = 0, 1) on either channel. Table 1.13.4 shows the timing at which the DMAS bit changes state.

Whenever a DMA request is generated, the DMAS bit is set to "1" (DMA requested) regardless of whether or not the DMAE bit is set. If the DMAE bit was set to "1" (enabled) when this occurred, the DMAS bit is set to "0" (DMA not requested) immediately before a data transfer starts. This bit cannot be set to "1" in a program (it can only be set to "0").

The DMAS bit may be set to "1" when the DMS or the DSEL3 to DSEL0 bits change state. Therefore, always be sure to set the DMAS bit to "0" after changing the DMS or the DSEL3 to DSEL0 bits.

Because if the DMAE bit is "1", a data transfer starts immediately after a DMA request is generated, the DMAS bit in almost all cases is "0" when read in a program. Read the DMAE bit to determine whether the DMAC is enabled.

DMA factor	DMAS bit of the D	MiCON register
	Timing at which the bit is set to "1"	Timing at which the bit is set to "0"
Software trigger	When the DSR bit of DMiSL register is set to "1"	 Immediately before a data transfer starts When set by writing "0" in a program
Peripheral function	When the interrupt control register for the peripheral function that is selected by the DSEL3 to DSEL0 and DMS bits of DMiSL register has its IR bit set to "1"	

Table 1.13.4. Timing at Which the DMAS Bit Changes State



Channel Priority and DMA Transfer Timing

If both DMA0 and DMA1 are enabled and DMA transfer request signals from DMA0 and DMA1 are detected active in the same sampling period (one period from a falling edge to the next falling edge of BCLK), the DMAS bit on each channel is set to "1" (DMA requested) at the same time. In this case, the DMA requests are arbitrated according to the channel priority, DMA0 > DMA1. The following describes DMAC operation when DMA0 and DMA1 requests are detected active in the same sampling period. Figure 1.13.6 shows an example of DMA transfer effected by external factors.

DMA0 request having priority is received first to start a transfer when a DMA0 request and DMA1 request are generated simultaneously. After one DMA0 transfer is completed, a bus arbitration is returned to the CPU. When the CPU has completed one bus access, a DMA1 transfer starts. After one DMA1 transfer is completed, the bus arbitration is again returned to the CPU.

In addition, DMA requests cannot be counted up since each channel has one DMAS bit. Therefore, when DMA requests, as DMA1 in Figure 1.13.6, occurs more than one time, the DMAS bit is set to "0" as soon as getting the bus arbitration. The bus arbitration is returned to the CPU when one transfer is completed. Refer to "(7) Hold Signal in Bus Control" for details about bus arbitration between the CPU and DMA.



Figure 1.13.6. DMA Transfer by External Factors



Timers

Eleven 16-bit timers, each capable of operating independently of the others, can be classified by function as either timer A (five) and timer B (six). The count source for each timer acts as a clock, to control such timer operations as counting, reloading, etc. Figures 1.14.1 and 1.14.2 show block diagrams of timer A and timer B configuration, respectively.



Figure 1.14.1. Timer A Configuration







Figure 1.14.2. Timer B Configuration



Timer A

Figure 1.14.3 shows a block diagram of the timer A. Figures 1.14.4 to 1.14.6 show registers related to the timer A.

The timer A supports the following four modes. Except in event counter mode, timers A0 to A4 all have the same function. Use the TMOD1 to TMOD0 bits of TAiMR register (i = 0 to 4) to select the desired mode.

- Timer mode: The timer counts an internal count source.
- Event counter mode: The timer counts pulses from an external device or overflows and underflows of other timers.
- One-shot timer mode: The timer outputs a pulse only once before it reaches the minimum count "000016."
- Pulse width modulation (PWM) mode: The timer outputs pulses in a given width successively.



Figure 1.14.3. Timer A Block Diagram



Figure 1.14.4. TA0MR to TA4MR Registers





Figure 1.14.5. TA0 to TA4 Registers, TABSR Register, and UDF Register



Figure 1.14.6. ONSF Register, TRGSR Register, and CPSRF Register



1. Timer Mode

In timer mode, the timer counts a count source generated internally (see Table 1.14.1). Figure 1.14.7 shows TAiMR register in timer mode.

	Table 1.14.1.	Specifications	in	Timer	Mode
--	---------------	-----------------------	----	-------	------

Item	Specification
Count source	f1, f2, f8, f32, fC32
Count operation	Down-count
	• When the timer underflows, it reloads the reload register contents and continues counting
Divide ratio	1/(n+1) n: set value of TAiMR register (i= 0 to 4) 000016 to FFFF16
Count start condition	Set TAiS bit of TABSR register to "1" (= start counting)
Count stop condition	Set TAiS bit to "0" (= stop counting)
Interrupt request generation timing	Timer underflow
TAilN pin function	I/O port or gate input
TAiout pin function	I/O port or pulse output
Read from timer	Count value can be read by reading TAi register
Write to timer	When not counting and until the 1st count source is input after counting start
	Value written to TAi register is written to both reload register and counter
	 When counting (after 1st count source input)
	Value written to TAi register is written to only reload register
	(Transferred to counter when reloaded next)
Select function	Gate function
	Counting can be started and stopped by an input signal to TAiIN pin
	Pulse output function
	Whenever the timer underflows, the output polarity of TAiOUT pin is inverted.
	When not counting, the pin outputs a low.



Figure 1.14.7. Timer Ai Mode Register in Timer Mode



2. Event Counter Mode

In event counter mode, the timer counts pulses from an external device or overflows and underflows of other timers. Timers A2, A3 and A4 can count two-phase external signals. Table 1.14.2 lists specifications in event counter mode (when <u>not</u> processing two-phase pulse signal). Table 1.14.3 lists specifications in event counter mode (when processing two-phase pulse signal with the timers A2, A3 and A4). Figure 1.14.8 shows TAiMR register in event counter mode (when <u>not</u> processing two-phase pulse signal). Figure 1.14.9 shows TA2MR to TA4MR registers in event counter mode (when processing two-phase pulse signal). Figure 1.14.9 shows TA2MR to TA4MR registers in event counter mode (when processing two-phase pulse signal with the timers A2, A3 and A4).

Count source • External signals input to TAiN pin (i=0 to 4) (effective edge can be select in program) • Timer B2 overflows or underflows, timer Aj (j=i-1, except j=4 if i=0) overflows or underflows, timer Ak (k=i+1, except k=0 if i=4) overflows or underflows Count operation • Up-count or down-count can be selected by external signal or program • When the timer overflows or underflows, it reloads the reload register tents and continues counting. When operating in free-running mode timer continues counting without reloading. Divided ratio 1/ (FFFF16 - n + 1) for up-count 1/ (n + 1) for down-count n : set value of TAi register 000016 to FFI Count start condition Set TAiS bit of TABSR register to "1" (= start counting) Count stop condition Set TAiS bit to "0" (= stop counting) Interrupt request generation timing Timer overflow or underflow TAiN pin function I/O port or count source input TAiOUT pin function I/O port, pulse output, or up/down-count select input Read from timer Count value can be read by reading TAi register	
 Timer B2 overflows or underflows, timer Aj (j=i-1, except j=4 if i=0) overflows or underflows, timer Ak (k=i+1, except k=0 if i=4) overflows or underflows Count operation Up-count or down-count can be selected by external signal or program When the timer overflows or underflows, it reloads the reload register tents and continues counting. When operating in free-running mode timer continues counting without reloading. Divided ratio 1/ (FFFF16 - n + 1) for up-count 1/ (n + 1) for down-count n : set value of TAi register 000016 to FFI Count start condition Set TAiS bit of TABSR register to "1" (= start counting) Count stop condition Set TAiS bit to "0" (= stop counting) Interrupt request generation timing Timer overflow or underflow TAiN pin function I/O port or count source input TAiOUT pin function I/O port, pulse output, or up/down-count select input 	cted
timer Aj (j=i-1, except j=4 if i=0) overflows or underflows, timer Ak (k=i+1, except k=0 if i=4) overflows or underflowsCount operation• Up-count or down-count can be selected by external signal or program • When the timer overflows or underflows, it reloads the reload register tents and continues counting. When operating in free-running mode timer continues counting without reloading.Divided ratio1/ (FFFF16 - n + 1) for up-count 1/ (n + 1) for down-count n : set value of TAi register 000016 to FFICount start conditionSet TAiS bit of TABSR register to "1" (= start counting)Count stop conditionSet TAiS bit to "0" (= stop counting)Interrupt request generation timingTimer overflow or underflowTAiIN pin functionI/O port or count source inputTAiOUT pin functionI/O port, pulse output, or up/down-count select input	
timer Ak (k=i+1, except k=0 if i=4) overflows or underflowsCount operation• Up-count or down-count can be selected by external signal or program• When the timer overflows or underflows, it reloads the reload register tents and continues counting. When operating in free-running mode timer continues counting without reloading.Divided ratio1/ (FFFF16 - n + 1) for up-count 1/ (n + 1) for down-count n : set value of TAi register 000016 to FFICount start conditionSet TAiS bit of TABSR register to "1" (= start counting)Count stop conditionSet TAiS bit to "0" (= stop counting)Interrupt request generation timingTimer overflow or underflowTAiIN pin functionI/O port or count source inputTAiOUT pin functionI/O port, pulse output, or up/down-count select input	
Count operation • Up-count or down-count can be selected by external signal or program • When the timer overflows or underflows, it reloads the reload register tents and continues counting. When operating in free-running mode timer continues counting without reloading. Divided ratio 1/ (FFFF16 - n + 1) for up-count 1/ (n + 1) for down-count n : set value of TAi register Count start condition Set TAiS bit of TABSR register to "1" (= start counting) Count stop condition Set TAiS bit to "0" (= stop counting) Interrupt request generation timing Timer overflow or underflow TAiIN pin function I/O port or count source input TAiOUT pin function I/O port, pulse output, or up/down-count select input	
 When the timer overflows or underflows, it reloads the reload register tents and continues counting. When operating in free-running mode timer continues counting without reloading. Divided ratio 1/ (FFFF16 - n + 1) for up-count 1/ (n + 1) for down-count n : set value of TAi register 000016 to FFI Count start condition Set TAiS bit of TABSR register to "1" (= start counting) Count stop condition Set TAiS bit to "0" (= stop counting) Interrupt request generation timing Timer overflow or underflow TAiIN pin function I/O port or count source input TAiOUT pin function I/O port, pulse output, or up/down-count select input 	
tents and continues counting. When operating in free-running mode timer continues counting without reloading. Divided ratio 1/ (FFFF16 - n + 1) for up-count 1/ (n + 1) for down-count n : set value of TAi register 000016 to FFI Count start condition Set TAiS bit of TABSR register to "1" (= start counting) Count stop condition Set TAiS bit to "0" (= stop counting) Interrupt request generation timing Timer overflow or underflow TAiIN pin function I/O port or count source input TAiOUT pin function	ı
timer continues counting without reloading. Divided ratio 1/ (FFFF16 - n + 1) for up-count 1/ (n + 1) for down-count n : set value of TAi register 000016 to FFI Count start condition Set TAiS bit of TABSR register to "1" (= start counting) Count stop condition Set TAiS bit to "0" (= stop counting) Interrupt request generation timing Timer overflow or underflow TAiIN pin function I/O port or count source input TAiOUT pin function I/O port, pulse output, or up/down-count select input	con-
Divided ratio 1/ (FFFF16 - n + 1) for up-count 1/ (n + 1) for down-count n : set value of TAi register 000016 to FFI Count start condition Set TAIS bit of TABSR register to "1" (= start counting) Count stop condition Set TAIS bit to "0" (= stop counting) Interrupt request generation timing Timer overflow or underflow TAIIN pin function I/O port or count source input TAIOUT pin function I/O port, pulse output, or up/down-count select input	the
1/ (n + 1) for down-countn : set value of TAi register000016 to FFICount start conditionSet TAiS bit of TABSR register to "1" (= start counting)Count stop conditionSet TAiS bit to "0" (= stop counting)Interrupt request generation timingTimer overflow or underflowTAiIN pin functionI/O port or count source inputTAiOUT pin functionI/O port, pulse output, or up/down-count select input	
Count start conditionSet TAiS bit of TABSR register to "1" (= start counting)Count stop conditionSet TAiS bit to "0" (= stop counting)Interrupt request generation timingTimer overflow or underflowTAIIN pin functionI/O port or count source inputTAiOUT pin functionI/O port, pulse output, or up/down-count select input	
Count stop condition Set TAiS bit to "0" (= stop counting) Interrupt request generation timing Timer overflow or underflow TAiIN pin function I/O port or count source input TAiOUT pin function I/O port, pulse output, or up/down-count select input	F16
Interrupt request generation timing Timer overflow or underflow TAiIN pin function I/O port or count source input TAiOUT pin function I/O port, pulse output, or up/down-count select input	
TAIN pin function I/O port or count source input TAIOUT pin function I/O port, pulse output, or up/down-count select input	
TAIOUT pin function I/O port, pulse output, or up/down-count select input	
Dead from times	
Read from timer Count value can be read by reading TAi register	
Write to timer • When not counting and until the 1st count source is input after counting s	art
Value written to TAi register is written to both reload register and coun	er
When counting (after 1st count source input)	
Value written to TAi register is written to only reload register	
(Transferred to counter when reloaded next)	
Select function • Free-run count function	
Even when the timer overflows or underflows, the reload register conte	nt is
not reloaded to it	
Pulse output function	
Whenever the timer underflows or underflows, the output polarity of TA	IOUT
pin is inverted . When not counting, the pin outputs a low.	

Table 1.14.2. Specifications in Event Counter Mode (when not processing two-phase pulse signal)



Г

b6 b5 b4 b3 b2 b1 b0 0 0 1 1	TA	Symbol Add DMR to TA4MR 039616 to		
	Bit symbol	Bit name	Function	RW
	TMOD0	Operation mode select bit	b1 b0	RW
	TMOD1		0 1 : Event counter mode (Note 1)	RW
	MR0	Pulse output function select bit	0 : Pulse is not output (TAio∪⊤ pin functions as I/O port) 1 : Pulse is output (Note 2) (TAio∪⊤ pin functions as pulse output pin)	RW
	MR1	Count polarity select bit (Note 3)	0 : Counts external signal's falling edge 1 : Counts external signal's rising edge	RW
	MR2	Up/down switching cause select bit	0 : UDF register 1 : Input signal to TAiout pin (Note 4)	RW
·	MR3	Must be set to "0" in event	counter mode	RW
	TCK0	Count operation type select bit	0 : Reload type 1 : Free-run type	RW
	TCK1	Can be "0" or "1" when not processing	using two-phase pulse signal	RW
ote 2: TA0OUT pin is N- ote 3: Effective when th ote 4: Count down when	channel oper e TAiTGH ar n input on TA	n drain output. nd TAiTGL bits of ONSF o	elected using the ONSF and TRGSR register are '002' (TAiıN pin p when input on that pin is high. The p ode).	input

Figure 1.14.8. TAIMR Register in Event Counter Mode (when not using two-phase pulse signal processing)

Item	Specification
Count source	• Two-phase pulse signals input to TAiIN or TAiOUT pins (i = 2 to 4)
Count operation	 Up-count or down-count can be selected by two-phase pulse signal When the timer overflows or underflows, it reloads the reload register contents and continues counting. When operating in free-running mode, the timer continues counting without reloading.
Divide ratio	1/ (FFFF16 - n + 1) for up-count
	1/ (n + 1) for down-count n : set value of TAi register 000016 to FFF16
Count start condition	Set TAiS bit of TABSR register to "1" (= start counting)
Count stop condition	Set TAiS bit to "0" (= stop counting)
Interrupt request generation timing	Timer overflow or underflow
TAilN pin function	Two-phase pulse input
TAIOUT pin function	Two-phase pulse input
Read from timer	Count value can be read by reading timer A2, A3 or A4 register
Write to timer	• When not counting and until the 1st count source is input after counting start
	Value written to TAi register is written to both reload register and counter
	When counting (after 1st count source input)
	Value written to TAi register is written to reload register
	(Transferred to counter when reloaded next)
Select function (Note)	 Normal processing operation (timer A2 and timer A3) The timer counts up rising edges or counts down falling edges on TAjIN pin
	when input signals on TAjo∪⊤ pin is "H".
	TAjIN Up- Up- Down- Down- count count count count count count count
	 Multiply-by-4 processing operation (timer A3 and timer A4) If the phase relationship is such that TAkIN(k=3, 4) pin goes "H" when the input signal on TAkOUT pin is "H", the timer counts up rising and falling edges on TAkOUT and TAkIN pins. If the phase relationship is such that TAkIN pin goes "L" when the input signal on TAkOUT pin is "H", the timer counts down rising and falling edges on TAkOUT and TAKIN pins.
	TAKOUT Count up all edges Count down all edges
	TAkIN (k=3,4) Count up all edges Count down all edges
lotes:	 Counter initialization by Z-phase input (timer A3) The timer count value is initialized to 0 by Z-phase input.

Table 1.14.3. Specifications in Event Counter Mode (when processing two-phase pulse signal with timers A2, A3 and A4)

1. Only timer A3 is selectable. Timer A2 is fixed to normal processing operation, and timer A4 is fixed to multiply-by-4 processing operation.

b6 b5 b4 b3 b2 b1 b0 0 1 0 0 0 1	Sym TA2MR	bol Address to TA4MR 039816 to 039	After reset 0A16 0016	
		Bit name	Function	RW
	TMOD0 TMOD1	Operation mode select bit	0 1 : Event counter mode	RW RW
	MR0	To use two-phase pulse sig	gnal processing, set this bit to "0".	RW
	MR1	To use two-phase pulse signal processing, set this bit to "0".		
	MR2	To use two-phase pulse signal processing, set this bit to "1".		
	MR3	To use two-phase pulse si	gnal processing, set this bit to "0".	RW
[TCK0	Count operation type select bit	0 : Reload type 1 : Free-run type	RW
	TCK1	Two-phase pulse signal processing operation select bit (Note 1)(Note 2)	0 : Normal processing operation 1 : Multiply-by-4 processing operation	RW

Figure 1.14.9. TA2MR to TA4MR Registers in Event Counter Mode (when using two-phase pulse signal processing with timer A2, A3 or A4)

• Counter Initialization by Two-Phase Pulse Signal Processing

This function initializes the timer count value to "0" by Z-phase (counter initialization) input during twophase pulse signal processing.

This function can only be used in timer A3 event counter mode during two-phase pulse signal processing, free-running type, x4 processing, with Z-phase entered from the INT2 pin.

Counter initialization by Z-phase input is enabled by writing "000016" to the TA3 register and setting the TAZIE bit in ONSF register to "1" (= Z-phase input enabled).

Counter initialization is accomplished by detecting Z-phase input edge. The active edge can be chosen to be the rising or falling edge by using the POL bit of INT2IC register. The Z-phase pulse width applied to the INT2 pin must be equal to or greater than one clock cycle of the timer A3 count source.

The counter is initialized at the next count timing after recognizing Z-phase input. Figure 1.14.10 shows the relationship between the two-phase pulse (A phase and B phase) and the Z phase.

If timer A3 overflow or underflow coincides with the counter initialization by Z-phase input, a timer A3 interrupt request is generated twice in succession. Do not use the timer A3 interrupt when using this function.



Figure 1.14.10. Two-phase Pulse (A phase and B phase) and the Z Phase



3. One-shot Timer Mode

In one-shot timer mode, the timer is activated only once by one trigger. (See Table 1.14.4.) When the trigger occurs, the timer starts up and continues operating for a given period. Figure 1.14.12 shows the TAiMR register in one-shot timer mode.

Item	Specification
Count source	f1, f2, f8, f32, fC32
Count operation	Down-count
	• When the counter reaches 000016, it stops counting after reloading a new value
	• If a trigger occurs when counting, the timer reloads a new count and restarts counting
Divide ratio	1/n n : set value of TAi register 000016 to FFFF16
	However, the counter does not work if the divide-by-n value is set to 000016.
Count start condition	TAiS bit of TABSR register = "1" (start counting) and one of the following
	triggers occurs.
	External trigger input from the TAilN pin
	Timer B2 overflow or underflow,
	timer Aj (j=i-1, except j=4 if i=0) overflow or underflow,
	timer Ak (k=i+1, except k=0 if i=4) overflow or underflow
	 The TAiOS bit of ONSF register is set to "1" (= timer starts)
Count stop condition	When the counter is reloaded after reaching "000016"
	• TAiS bit is set to "0" (= stop counting)
Interrupt request generation timing	When the counter reaches "000016"
TAilN pin function	I/O port or trigger input
TAIOUT pin function	I/O port or pulse output
Read from timer	An indeterminate value is read by reading TAi register
Write to timer	• When not counting and until the 1st count source is input after counting start
	Value written to TAi register is written to both reload register and counter
	 When counting (after 1st count source input)
	Value written to TAi register is written to only reload register
	(Transferred to counter when reloaded next)
Select function	Pulse output function
	The timer outputs a low when not counting and a high when counting.



7 b6 b5 b4 b3 b2 b1 b0 0 1 0 1 0 1 0		nbol Address to TA4MR 39616 to 039/	After reset A16 0016	
	Bit symbol	Bit name	Function	RW
	TMOD0	Operation mode select bit	b1 b0	RW
∏	TMOD1	TMOD1 1 0 : One	1 0 : One-shot timer mode	RW
	MR0	Pulse output function select bit	0 : Pulse is not output (TAio∪T pin functions as I/O port) 1 : Pulse is output (Note 1) (TAio∪T pin functions as a pulse output pin)	RW
· · · · · · · · · · · · · · · · · · ·	MR1	External trigger select bit (Note 2)	0 : Falling edge of input signal to TAiıN pin (Note 3) 1 : Rising edge of input signal to TAiıN pin (Note 3)	RW
	MR2	Trigger select bit	0 : TAiOS bit is enabled 1 : Selected by TAiTGH to TAiTGL bits	RW
	MR3	Must be set to "0" in one-s	hot timer mode	RW
	TCK0	Count source select bit	^{b7 b6} 0 0 : f1 or f2 0 1 : f8	RW
<u>'</u>	TCK1		1 0 : f32 1 1 : fC32	RW

Figure 1.14.12. TAiMR Register in One-shot Timer Mode



4. Pulse Width Modulation (PWM) Mode

In PWM mode, the timer outputs pulses of a given width in succession (see Table 1.14.5). The counter functions as either 16-bit pulse width modulator or 8-bit pulse width modulator. Figure 1.14.13 shows TAiMR register in pulse width modulation mode. Figures 1.14.14 and 1.14.15 show examples of how a 16-bit pulse width modulator operates and how an 8-bit pulse width modulator operates.

Item	Specification		
Count source	f1, f2, f8, f32, fC32		
Count operation	Down-count (operating as an 8-bit or a 16-bit pulse width modulator)		
	• The timer reloads a new value at a rising edge of PWM pulse and continues counting		
	The timer is not affected by a trigger that occurs during counting		
16-bit PWM	High level width n / fj n : set value of TAi register (i=o to 4)		
	• Cycle time (2 ¹⁶ -1) / fj fixed fj: count source frequency (f1, f2, f8, f32, fC32)		
8-bit PWM	• High level width n x (m+1)/fj n : set value of TAiMR register high-order address		
	• Cycle time (2 ⁸ -1) x (m+1) / fj m : set value of TAiMR register low-order address		
Count start condition	 TAiS bit of TABSR register is set to "1" (= start counting) 		
	 The TAiS bit = 1 and external trigger input from the TAiN pin 		
	 The TAiS bit = 1 and one of the following external triggers occurs 		
	Timer B2 overflow or underflow,		
	timer Aj (j=i-1, except j=4 if i=0) overflow or underflow,		
	timer Ak (k=i+1, except k=0 if i=4) overflow or underflow		
Count stop condition	TAiS bit is set to "0" (= stop counting)		
Interrupt request generation timing	PWM pulse goes "L"		
TAilN pin function	I/O port or trigger input		
TAio∪⊤ pin function	Pulse output		
Read from timer	An indeterminate value is read by reading TAi register		
Write to timer	• When not counting and until the 1st count source is input after counting start		
	Value written to TAi register is written to both reload register and counter		
	 When counting (after 1st count source input) 		
	Value written to TAi register is written to only reload register		
	(Transferred to counter when reloaded next)		

Table 1.14.5. Specifications in PWM Mode



b6 b5 b4 b3 b2 b1 b0		ymbol Add /IR to TA4MR 039616 to		
	Bit symbol	Bit name	Function	RW
	TMOD0	Operation mode	b1 b0	RW
	TMOD1	select bit	1 1 : PWM mode (Note 1)	RW
	MR0	Must be set to "1" in PW	M mode	RW
	MR1	External trigger select bit (Note 2)	0: Falling edge of input signal to TAiN pin(Note 3) 1: Rising edge of input signal to TAiN pin(Note 3)	RW
	MR2	Trigger select bit	0 : Write "1" to TAiS bit in the TASF register 1 : Selected by TAiTGH to TAiTGL bits	RW
	MR3	16/8-bit PWM mode select bit	0: Functions as a 16-bit pulse width modulator 1: Functions as an 8-bit pulse width modulator	RW
	TCK0	Count source select bit	^{b7 b6} 0 0 : f1 or f2 0 1 : f8	RW
	TCK1		1 0 : f32 1 1 : fC32	RW

Figure 1.14.13. TAIMR Register in PWM Mode





Figure 1.14.14. Example of 16-bit Pulse Width Modulator Operation



Figure 1.14.15. Example of 8-bit Pulse Width Modulator Operation

Timers (Timer B)

Timer B

Figure 1.15.1 shows a block diagram of the timer B. Figures 1.15.2 and 1.15.3 show registers related to the timer B.

Timer B supports the following three modes. Use the TMOD1 and TMOD0 bits of TBiMR register (i = 0 to 5) to select the desired mode.

- Timer mode: The timer counts an internal count source.
- Event counter mode: The timer counts pulses from an external device or overflows or underflows of other timers.
- Pulse period/pulse width measuring mode: The timer measures an external signal's pulse period or pulse width.



Figure 1.15.1. Timer B Block Diagram







Figure 1.15.3. TB0 to TB5 Registers, TABSR Register, TBSR Register, CPSRF Register



1. Timer Mode

In timer mode, the timer counts a count source generated internally (see Table 1.15.1). Figure 1.15.4 shows TBiMR register in timer mode.

Item	Specification	
Count source	f1, f2, f8, f32, fC32	
Count operation	Down-count	
	When the timer underflows, it reloads the reload register contents and	
	continues counting	
Divide ratio	1/(n+1) n: set value of TBiMR register (i= 0 to 5) 000016 to FFFF16	
Count start condition	Set TBiS bit ^(Note) to "1" (= start counting)	
Count stop condition	Set TBiS bit to "0" (= stop counting)	
Interrupt request generation timing	Timer underflow	
TBilN pin function	I/O port	
Read from timer	Count value can be read by reading TBi register	
Write to timer	• When not counting and until the 1st count source is input after counting start	
	Value written to TBi register is written to both reload register and counter	
	When counting (after 1st count source input)	
	Value written to TBi register is written to only reload register	
	(Transferred to counter when reloaded next)	

	Table 1.15.1.	Specifications in Timer Mode
--	---------------	-------------------------------------

Note : The TB0S to TB2S bits are assigned to the TABSR register bit 5 to bit 7, and the TB3S to TB5S bits are assigned to the TBSR register bit 5 to bit 7.

7 b6 b5 b4 b3 b2 b1 b0		Address o TB2MR 039B16 to 039E o TB5MR 035B16 to 035E		
	Bit symbol	Bit name	Function	RW
	TMOD0	Operation mode select bit	ыны 0 0 : Timer mode	RW
	TMOD1			RW
	MR0	Has no effect in timer mode)	RW
	MR1	Can be set to "0" or "1"		RW
	MR2	TB0MR, TB3MR registers Must be set to "0" in timer r	node	RW
		TB1MR, TB2MR, TB4MR, Nothing is assigned. When content is indeterminate	TB5MR registers write, set to "0". When read, its	
·	MR3	When write in timer mode, s content is indeterminate.	set to "0". When read in timer mode, its	RO
<u>.</u>	TCK0	Count source select bit	^{b7 b6} 0 0 : f1 or f2 0 1 : f8	RW
	TCK1		1 0 : f32 1 1 : fC32	RW

Figure 1.15.4. TBiMR Register in Timer Mode



2. Event Counter Mode

In event counter mode, the timer counts pulses from an external device or overflows and underflows of other timers (see Table 1.15.2). Figure 1.15.5 shows TBiMR register in event counter mode.

Item	Specification		
Count source	• External signals input to TBill pin (i=0 to 5) (effective edge can be selected		
	in program)		
	• Timer Bj overflow or underflow (j=i-1, except j=2 if i=0, j=5 if i=3)		
Count operation	• Down-count		
	• When the timer underflows, it reloads the reload register contents and		
	continues counting		
Divide ratio	1/(n+1) n: set value of TBi register 000016 to FFFF16		
Count start condition	Set TBiS bit ¹ to "1" (= start counting)		
Count stop condition	Set TBiS bit to "0" (= stop counting)		
Interrupt request generation timing	Timer underflow		
TBilN pin function	Count source input		
Read from timer	Count value can be read by reading TBi register		
Write to timer	When not counting and until the 1st count source is input after counting start		
	Value written to TBi register is written to both reload register and counter		
	 When counting (after 1st count source input) 		
	Value written to TBi register is written to only reload register		
	(Transferred to counter when reloaded next)		

Table 1.15.2. Specifications in Event Counter Mode

Notes:

1. The TB0S to TB2S bits are assigned to the TABSR register bit 5 to bit 7, and the TB3S to TB5S bits are assigned to the TBSR register bit 5 to bit 7.



Note 2: The port direction bit for the TBin pin must be set to "0" (= input mode).

Figure 1.15.5. TBiMR Register in Event Counter Mode



3. Pulse Period and Pulse Width Measurement Mode

In pulse period and pulse width measurement mode, the timer measures pulse period or pulse width of an external signal (see Table 1.15.3). Figure 1.15.6 shows TBiMR register in pulse period and pulse width measurement mode. Figure 1.15.7 shows the operation timing when measuring a pulse period. Figure 1.15.8 shows the operation timing when measuring a pulse width.

Item	Specification
Count source	f1, f2, f8, f32, fC32
Count operation	• Up-count
	• Counter value is transferred to reload register at an effective edge of mea-
	surement pulse. The counter value is set to "000016" to continue counting.
Count start condition	Set TBiS (i=0 to 5) bit ³ to "1" (= start counting)
Count stop condition	Set TBiS bit to "0" (= stop counting)
Interrupt request generation timing	 When an effective edge of measurement pulse is input¹
	• Timer overflow. When an overflow occurs, MR3 bit of TBiMR register is set
	to "1" (overflowed) simultaneously. MR3 bit is cleared to "0" (no overflow) by
	writing to TBiMR register at the next count timing or later after MR3 bit was
	set to "1". At this time, make sure TBiS bit is set to "1" (start counting).
TBilN pin function	Measurement pulse input
Read from timer	Contents of the reload register (measurement result) can be read by reading TBi register ²
Write to timer	Value written to TBi register is written to neither reload register nor counter
Notes:	

Table 1.15.3. Specifications in Pulse Period and Pulse Width Measurement Mode

1. Interrupt request is not generated when the first effective edge is input after the timer started counting.

2. Value read from TBi register is indeterminate until the second valid edge is input after the timer starts counting.

3. The TB0S to TB2S bits are assigned to the TABSR register bit 5 to bit 7, and the TB3S to TB5S bits are assigned to the TBSR register bit 5 to bit 7.







Note 3: This timing diagram is for the case where the TBiMR register's MR1 to MR0 bits are "002" (measure the interval from falling edge to falling edge of the measurement pulse).



Count source	
Measurement pulse	"H" "L" Transfer Transfer Transfer Transfer
Reload register ← co transfer timing	value) value)
Timing at which cou reaches "000016"	Inter
TBiS bit	"1" "0"
TBiIC register's IR bit	"1" "0"
	Set to "0" upon accepting an interrupt request or by "1" writing in program
TBiMR register's MR3 bit	"O"
	ne TB0S to TB2S bits are assigned to the TABSR register's bit 5 to bit 7, and the TB3S to TB5S bit re assigned to the TBSR register's bit 5 to bit 7.
Note 2: Timer has ove Note 3: This timing di	agram is for the case where the TBiMR register's MR1 to MR0 bits are "102" (measure the interval edge to the next rising edge and the interval from a rising edge to the next falling edge of the

Figure 1.15.8. Operation timing when measuring a pulse width



Three-phase Motor Control Timer Function

Timers A1, A2, A4 and B2 can be used to output three-phase motor drive waveforms. Table 1.16.1 lists the specifications of the three-phase motor control timer function. Figure 1.16.1 shows the block diagram for three-phase motor control timer function. Also, the related registers are shown on Figure 1.16.2 to Figure 1.16.7.

Item	Specification
Three-phase waveform output pin	Six pins (U, \overline{U} , V, \overline{V} , W, \overline{W})
Forced cutoff input ¹	Input "L" to NMI pin
Used Timers	Timer A4, A1, A2 (used in the one-shot timer mode)
	Timer A4: U- and U-phase waveform control
	Timer A1: V- and \overline{V} -phase waveform control
	Timer A2: W- and \overline{W} -phase waveform control
	Timer B2 (used in the timer mode)
	Carrier wave cycle control
	Dead timer timer (3 eight-bit timer and shared reload register)
	Dead time control
Output waveform	Triangular wave modulation, Sawtooth wave modification
	Enable to output "H" or "L" for one cycle
	Enable to set positive-phase level and negative-phase
	level respectively
Carrier wave cycle	Triangular wave modulation: count source x (m+1) x 2
	Sawtooth wave modulation: count source x (m+1)
	m: Setting value of TB2 register, 0 to 65535
	Count source: f1, f2, f8, f32, fC32
Three-phase PWM output width	Triangular wave modulation: count source x n x 2
	Sawtooth wave modulation: count source x n
	n: Setting value of TA4, TA1 and TA2 register (of TA4,
	TA41, TA1, TA11, TA2 and TA21 registers when setting
	the INV11 bit to "1"), 1 to 65535
	Count source: f1, f2, f8, f32, fC32
Dead time	Count source x p, or no dead time
active disable function	p: Setting value of DTT register, 1 to 255
	Count source: f1, f2, f1 divided by 2, f2 divided by 2
Active level	Eable to select "H" or "L"
Positive and negative-phase concurrent	Positive and negative-phases concurrent active disable
	function
	Positive and negative-phases concurrent active detect func
	tion
Interrupt frequency	For Timer B2 interrupt, select a carrier wave cycle-to-cycle
	basis through 15 times carrier wave cycle-to-cycle basis

 Table 1.16.1.
 Three-phase Motor Control Timer FunctionS Specifications

Notes:

1. Forced cutoff with NMI input is effective when the IVPCR1 bit of TB2SC register is set to "1" (three-phase output forcible cutoff by NMI input enabled). If an "L" signal is applied to the NMI pin when the IVPCR1 bit is "1", the related pins go to a high-impedance state regardless of which functions of those pins are being used.

Related pins P72/CLK2/TA1out/V P73/CTS2/RTS2/TA1IN/V P74/TA2out/W P75/TA2IN/W P80/TA4out/U P81/TA4IN/U



Note : If the INV06 bit = 0 (triangular wave modulation mode), a transfer trigger is generated at only the first occurrence of a timer B2 underflow after writing to the IDB0 and IDB1 registers.

128

Figure

1.16.1.

Three-phase

Motor Control

l Timer

Functions

Block Diagram

Renesas Technology Corp.

Renesas microcomputers M16C / 62P Group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

	b4 b3 b2 b1 b0	Symbol INVC0	Address 034816	After reset 0016			
		Bit symbol	Bit name		Description	RW	
			Effective interrupt output polarity select bit (Note 3)	odd-number B2 underflow 1: ICTB2 count	ter incremented by 1 at ared occurrences of a timer	RW	
			Effective interrupt output specification bit (Note 2, Note 3)	timer B2 unc		RW	
	·····	INV02	Mode select bit (Note 4)	function unu	e motor control timer ised (Note 5) e motor control timer	RW	
		INV03	Output control bit (Note 6)	disabled	e motor control timer output (Note 5) e motor control timer output		
		INV04	Positive and negative bhases concurrent output disable bit		s active output enabled s active output disabled		
		INV05	Positive and negative phases concurrent output detect flag	0: Not detected 1: Already dete	tected (Note 7) RW		
		1111000	Modulation mode select bit (Note 8)	1. Courte ath man	ve modulation mode (Note 9) RW		
	INV07		Software trigger select bit	trigger. If the IN the dead time t	Setting this bit to "1" generates a transfer trigger. If the INV06 bit is "1", a trigger for the dead time timer is also generated. The value of this bit when read is "0".		
INV Note 2: If t Note 3: Eff inc Note 4: Se Note 5: All mo Note 6: Th	/04 and INV06 bi his bit needs to b ective when the I remented by "1" titing the INV02 b of the U, U, V, V tor control timer t e INV03 bit is set When reset When positive an When set to "0" in When input on th "L".)	its can only be re e set to "1", set a NV11 bit is "1" (t each time the tim it to "1" activates ; W and W pins a function) and set to "0" in the follo and negative go ac n a program e NMI pin chang writing "0" in a pr	written when timers A1, A2 ny value in the ICTB2 regis hree-phase mode 1). If INV ler B2 underflows, regardle: the dead time timer, U/V/W are placed in the high-imped ting the INV03 bit to "0" (thr wing cases:	e, A4 and B2 are is ster before writing (11 is "0" (three-p ss of whether the V-phase output co dance state by se ree-phase motor NV04 bit is "1" e INV03 bit canno		unter is et. Inter. e-phas	
Item			INV06=0			INV06=1	
Timing at	Mode Timing at which transferred from IDB0 to IDB1 registers to three-phase output shift register		Transferred only once s with the transfer trigger	Triangular wave modulation mode Transferred only once synchronously with the transfer trigger after writing to the IDB0 to IDB1 registers		Sawtooth wave modulation mode Transferred every transfer trigger	
Timing at which dead time timer trigger is generated when INV16 bit is "0"				Synchronous with the falling edge of timer A1, A2, or A4 one-shot pulse		Synchronous with the transfer trigger and the falling edge of time A1, A2, or A4 one-shot pulse	
				Effective when INV11 is "1" and INV06 is "0"		se	

Figure 1.16.2. INVC0 Register

7 b6 b5	5 b4 b3 b2 b1 b0	Symbol INVC1	Address 034916	After reset 0016			
		Bit symbol	Bit name		Description	R٧	
		INV10	Timer A1, A2, A4 start trigger signal select bit		2 underflow 2 underflow and write to the ister	RW	
		INV11	Timer A1-1, A2-1, A4-1 control bit (Note 2)		bhase mode 0 bhase mode 1 (Note 3)	RW	
		INV12	Dead time timer count source select bit	0 : f1 or f2 1 : f1 divided by 2 or f2 divided by 2			
		INV13	Carrier wave detect flag (Note 4)	 0: Timer A output at even-numbered occ- urrences (TA11, TA21, TA41 register value counted) 1: Timer A output at odd-numbered occ- urrences (TA1, TA2, TA4 register value counted) 			
		INV14	Output polarity control bit	0 : Output 1 : Output	waveform "L" active waveform "H" active	RW	
		INV15	Dead time invalid bit		ne timer enabled ne timer disabled		
		INV16	Dead time timer trigger select bit	 Falling edge of timer A4, A1 or A2 one-shot pulse Rising edge of three-phase output shift register (U, V or W phase) output (Note 5) 		RW	
		(b7)	Reserved bit	This bit should be set to "0"		RV	
	register can only b	e rewritten wh	en timers A1, A2, A4 and B2 a described in the table below.		te enable). Note also that this		
	Item		INV11=0		INV11=1		
	Mode		Three-phase mode 0		Three-phase mode 1		
	TA11, TA21, TA41 registers		Not used Has no effect. ICTB2 counted every time timer B2 underflows regardless of whether the INV00 to INV01 bits are set.		Used Effect		
	INV13 bit		Has no effect		Effective when INV11 bit is "1" and INV06 bit is "0"		
Note 4:	INV11 bit is "0", se The INV13 bit is ef is "1" (three-phase If all of the followin of three-phase out • The INV15 bit is • When the INV03 V, or W, j: 0 to 1	t the PWCON fective only wl mode 1). g conditions h put shift registe "0" (dead time bit is set to "') have always	bit to "0" (timer B2 reloaded b nen the INV06 bit is "0" (triang old true, set the INV16 bit to " er output) a timer enabled) I" (three-phase motor control	by a timer B2 gular wave m 1" (dead time timer output	three-phase mode 0). Also, if th underflow). iodulation mode) and the INV11 e timer triggered by the rising ec enabled), the Dij bit and DiBj bit legative-phase always output	bit Ige	

Figure 1.16.3. INVC1 Register





Figure 1.16.4. IDB0 Register, IDB1Register, and DTT Register



Figure 1.16.5. ICTB2 Register, TA1, TA2, TA4, TA11, TA21 and TA41 Registers, and TB2SC Registers



Three-phase Motor Control Timer Functions

(b15) b7	B2 regi	(b8) b0	•	b0	Symbol TB2]	Address 039516-039416	After reset Indeterminate		
					Function		Setting range	RW	
		i	ŀ		nt source by n + 1 where n ind A4 are started at every		000016 to FFFF16	RW	
	The regis			accessed in	16 bit units.				
	b5 b4 b			Symbol TRGSR	Address 038316	After reset 0016			
				Bit symbol	Bit name	F	unction	R	
				. TA1TGL	Timer A1 event/trigger select bit	To use the V-phase output control circuit, set these bits to "012"(TB2		R	
				- TA1TGH		underflow).		R	
				- TA2TGL	Timer A2 event/trigger select bit	circuit, set thes	hase output control e bits to "012"(TB2	R	
				- TA2TGH		underflow).		R	
				TA3TGL	TA3TGL Timer A3 event/trigger select bit		b5 b4 0 0 : Input on TA3IN is selected (Note 1) 0 1 : TB2 overflow is selected (Note 2)		
				ТАЗТСН		1 0 : TA2 overflow is selected (Note 2) 1 1 : TA4 overflow is selected (Note 2)			
				- TA4TGL	select bit circ		To use the U-phase output control sircuit, set these bits to "012"(TB2		
i				TA4TGH under		underflow).	nderflow).		
Note Cou	2: Overflo	flag	underflo		n bit to "0" (input mode). Address 038016	After reset 0016			
				Bit symbol	Bit name	F	unction	R١	
				TA0S	Timer A0 count start flag	0.000000	•	R۱	
			!	TA1S	Timer A1 count start flag	1 : Starts co	unting	R۱	
		¦ '		TA2S	Timer A2 count start flag			R١	
		i		TA3S	Timer A3 count start flag			R١	
1	ļ			TA4S	Timer A4 count start flag			R١	
				TB0S	Timer B0 count start flag			R٧	
	·								
				TB1S	Timer B1 count start flag			R٧	

Figure 1.16.6. TB2 Register, TRGSR Register, and TABSR Register
b7 b6 b5 b4 b3 b2 b1 b0 0 1 1 0 1 0 1 0 0 1 0	Symbo TA1MR TA2MR TA4MR	R 039716 R 039816	After reset 0016 0016 0016	
	Bit symbol	Bit name	Function	RW
	TMOD0	Operation mode	Must set to "102" (one-shot timer mode) for	RW
·	TMOD1	select bit	the three-phase motor control timer function	RW
	MR0	Pulse output function select bit	Must set to "0" for the three-phase motor control timer function	RW
·	MR1	External trigger select bit	Has no effect for the three-phase motor control timer function	RW
·	MR2	Trigger select bit	Must set to "1" (selected by TRGSR register) for the three-phase motor control timer function	RW
	MR3	Must set to "0" for the three	ee-phase motor control timer function	RW
	ТСК0	Count source select bit	b7 b6 0 0 : f1 or f2 0 1 : f8	RW
.	TCK1		1 0 : f32	
Timor P2 modo rogi	tor		1 1 : fC32	RW
Timer B2 mode regis			After reset 00XX00002	
b7 b6 b5 b4 b3 b2 b1 b0	J Symbo		After reset	RW
b7 b6 b5 b4 b3 b2 b1 b0	Symbo TB2MI	R 039D16 Bit name	After reset 00XX00002 Function	
b7 b6 b5 b4 b3 b2 b1 b0	Symbo TB2Mf Bit symbol	R 039D16	After reset 00XX00002 Function	RW
b7 b6 b5 b4 b3 b2 b1 b0	Symbo TB2Mf Bit symbol TMOD0	R 039D16 Bit name Operation mode select bit	After reset 00XX00002 Function Set to "002" (timer mode) for the three- phase motor control timer function	RW RW RW
b7 b6 b5 b4 b3 b2 b1 b0	Symbo TB2Mi Bit symbol TMOD0 TMOD1	R 039D16 Bit name Operation mode select bit Has no effect for the three	After reset 00XX00002 Function Set to "002" (timer mode) for the three-	RW RW RW
b7 b6 b5 b4 b3 b2 b1 b0	Symbo TB2Mf Bit symbol TMOD0 TMOD1 MR0	R 039D16 Bit name Operation mode select bit Has no effect for the three When write, set to "0". Wh	After reset 00XX00002 Function Set to "002" (timer mode) for the three- phase motor control timer function e-phase motor control timer function.	RW RW RW RW
b7 b6 b5 b4 b3 b2 b1 b0	Symbo TB2Mi Bit symbol TMOD0 TMOD1 MR0 MR1	R 039D16 Bit name Operation mode select bit Has no effect for the three When write, set to "0". Wr Must set to "0" for the three	After reset 00XX00002 Function Set to "002" (timer mode) for the three- phase motor control timer function en read, its content is indeterminate. ee-phase motor control timer function. ee notor control timer function e motor control timer function	RW
b7 b6 b5 b4 b3 b2 b1 b0	Symbo TB2MI Bit symbol TMOD0 TMOD1 MR0 MR1 MR2	R 039D16 Bit name Operation mode select bit Has no effect for the three When write, set to "0". Wr Must set to "0" for the three When write in three-phase	After reset 00XX00002 Function Set to "002" (timer mode) for the three- phase motor control timer function en read, its content is indeterminate. ee-phase motor control timer function. ee notor control timer function e motor control timer function	RW RW RW RW RW

Figure 1.16.7. TA1MR, TA2MR, TA4MR, and TB2MR Registers



The three-phase motor control timer function is enabled by setting the INV02 bit of INVC0 register to "1". When this function is on, timer B2 is used to control the carrier wave, and timers A4, A1 and A2 are used to control three-phase PWM outputs (U, \overline{U} , V, \overline{V} , W and \overline{W}). The dead time is controlled by a dedicated dead time timer. Figure 1.16.8 shows the example of triangular modulation waveform and Figure 1.16.9 shows the example of sawtooth modulation waveform.



Figure 1.16.8. Triangular Wave Modulation Operation





Serial I/O

Serial I/O is configured with five channels: UART0 to UART2, SI/O3 and SI/O4.

UARTi (i=0 to 2)

UARTi each have an exclusive timer to generate a transfer clock, so they operate independently of each other.

Figure 1.17.1 shows the block diagram of UARTi. Figures 1.17.2 shows the block diagram of the UARTi transmit/receive.

UARTi has the following modes:

- Clock synchronous serial I/O mode
- Clock asynchronous serial I/O mode (UART mode).
- Special mode 1 (I²C mode)
- Special mode 2
- Special mode 3 (Bus collision detection function, IE mode) : UART0, UART1
- Special mode 4 (SIM mode) : UART2

Figures 1.17.3 to 1.17.8 show the UARTi-related registers. Refer to tables listing each mode for register setting.











Figure 1.17.2. UARTi Transmit/Receive Unit



		b0	U0TB 03A316-03 U1TB 03AB16-03 U2TB 037B16-03	BAA16 Indeterminate		
•			0210 0376180			
		Transm	it data	Function		RV
			g is assigned.			+
	MOV instruction to write to this registe		ttempt to write to these bits, v	rrite "0". The value, if read, tur	ns out to be indeterminate.	
ARTi	receive buffer register (i=0 to	2) 	Symbol Addre UORB 03A716-03 U1RB 03AF16-03 U2RB 037F16-03	BA616 Indeterminate BAE16 Indeterminate		
		Bit symbol	Bit name	Fun	ction	RV
	·	(b7-b0)		Receive data (D7 to D0)		R
		(b8)		Receive data (D8)		R
		 (b10-b9)	Nothing is assigned. In an attempt to write to the	ese bits, write "0". The value, if	read, turns out to be "0".	-
		ABT	Arbitration lost detecting flag (Note 2)	0 : Not detected 1 : Detected		R۱
	l	OER	Overrun error flag (Note 1)	0 : No overrun error 1 : Overrun error found		R
		FER	Framing error flag (Note 1)	0 : No framing error 1 : Framing error found		R
		PER	Parity error flag (Note 1)	0 : No parity error 1 : Parity error found		R
		SUM	Error sum flag (Note 1)	0 : No error 1 : Error found		R
P A te 2: T	Vhen the UiMR register's SMD2 to SMD FR, FER and OER bits are set to "0" (r Iso, the PER and FER bits are set to " 'he ABT bit is set to "0" by writing "0" in baud rate generation register	no error). " by read a program	The SÙM bit is set to "0" (no ing the lower byte of the UiRI n. (Writing "1" has no effect.)	error) when all of the PER, FE 3 register. ss After reset 16 Indeterminate 16 Indeterminate		
			Function		Setting range	R۱
			ng that set value = n, UiBRG	divides the count source	0016 to FF16	w
	ite to this register while serial I/O is nei e MOV instruction to write to this regist					
20						



		UO	Symbol Add MR to U2MR 03A016, 03		
	Bit symbol SMD SMD SMD CKDII		Bit name	Function	
			Serial I/O mode select bit (Note 2)	^{b2 b1 b0} 0 0 0 : Serial I/O disabled 0 0 1 : Clock synchronous serial I/O mode	
				0 1 0 : I ² C mode (Note 3) 1 0 0 : UART mode transfer data 7 bits long 1 0 1 : UART mode transfer data 8 bits long	RW
				1 1 0 : UART mode transfer data 9 bits long Must not be set except above	RW
			Internal/external clock select bit	0 : Internal clock 1 : External clock (Note 1)	RW
			Stop bit length select bit	0 : One stop bit 1 : Two stop bits	RW
		PRY	Odd/even parity select bit	Effective when PRYE = 1 0 : Odd parity 1 : Even parity	RW
{		PRYE	Parity enable bit	0 : Parity disabled 1 : Parity enabled	RW
		IOPOL	TxD, RxD I/O polarity reverse bit	0 : No reverse 1 : Reverse	RW
b6 b5 b4	b3 b2 b1 b0	1	rol register 0 (i=0 to Symbol Add C0 to U2C0 03A416, 03A	ress After reset	
b6 b5 b4] U0	Symbol Add	ress After reset	
b6 b5 b4		Bit symbol	Symbol Add C0 to U2C0 03A416, 03A Bit name	ress After reset C16, 037C16 000010002 Function	RW
b6 b5 b4		Bit	Symbol Add C0 to U2C0 03A416, 03A	ress After reset C16, 037C16 000010002 Function Function b1 b0 0 1: fisio or f2sio is selected 0 1: fisio is selected 0 1: fisio is selected 1 0: fi2sio is selected 1 0: fi2sio is selected	RW
b6 b5 b4		Bit symbol CLK0	Symbol Add C0 to U2C0 03A416, 03A Bit name BRG count source	ress After reset C16, 037C16 000010002 Function 010 f1sio or f2sio is selected 01: f1sio is selected	RW RW
b6 b5 b4		Bit symbol CLK0 CLK1	Symbol Add C0 to U2C0 03A416, 03A Bit name BRG count source select bit CTS/RTS function select bit	Image: Provide and	RW RW RW
b6 b5 b4		Bit symbol CLK0 CLK1 CRS	Symbol Add C0 to U2C0 03A416, 03A Bit name BRG count source select bit CTS/RTS function select bit (Note 4) Transmit register empty	ress After reset C16, 037C16 000010002 Function b1b0 0 0 : f1SIO or f2SIO is selected 0 1 : faSIO is selected 1 0 : f32SIO is selected 1 1 : Must not be set Effective when CRD = 0 0 : CTS function is selected 0 : Data present in transmit register (during transmission) 1 : No data present in transmit register	RW RW RW
b6 b5 b4		Bit symbol CLK0 CLK1 CRS TXEPT	Symbol Add C0 to U2C0 03A416, 03A Bit name BRG count source select bit CTS/RTS function select bit (Note 4) Transmit register empty flag	ress After reset C16, 037C16 000010002 Function 00 : f1SIO or f2SIO is selected 0 : f2SIO is selected 1 : f2SIO is selected 1 : Must not be set Effective when CRD = 0 0 : CTS function is selected (Note 1) 1 : RTS function is selected 0 : Data present in transmit register (during transmission) 1 : No data present in transmit register (transmission completed) 0 : CTS/RTS function enabled 1 : CTS/RTS function disabled	RW RW RW RO RO
		Bit symbol CLK0 CLK1 CRS TXEPT CRD	Symbol Add C0 to U2C0 03A416, 03A Bit name BRG count source select bit (Note 4) Transmit register empty flag CTS/RTS disable bit Data output select bit	ress After reset C16, 037C16 000010002 Function D = D D =	RW RW RW RW RW RW
		U00 Bit Symbol CLK0 CLK1 CRS TXEPT CRD	Symbol Add C0 to U2C0 03A416, 03A Bit name BRG count source select bit (Note 4) Transmit register empty flag CTS/RTS disable bit Data output select bit (Note 2) CLK polarity select bit	Item After reset C16, 037C16 000010002 Function Function 00 f1sio or f2sio is selected 01 f6sio is selected 10 f3zsio is selected 11 Must not be set Effective when CRD = 0 0: CTS function is selected (Note 1) 1: RTS function is selected 0: Data present in transmit register (during transmission) 1: No data present in transmit register (transmission completed) 0: CTS/RTS function enabled 1: CTS/RTS function disabled (P6o, P64 and P73 can be used as I/O ports) 0: TxxDi/SDAi and SCLi pins are CMOS output 1: TxDi/SDAi and SCLi pins are CMOS output 1: Transmit data is output at rising edge 1: Transfer clock and receive data is input at rising edge 1: Transmit data is output at rising edge	RV RV RV RV RV





Figure 1.17.5. U0C1 to U2C1 Registers



	`	JCON 03B0	16 X0000002	
	Bit symbol	Bit name	Function	RW
	U0IRS	UART0 transmit interrupt cause select bit	0 : Transmit buffer empty (TI = 1) 1 : Transmission completed (TXEPT = 1)	RW
	U1IRS	UART1 transmit interrupt cause select bit	0 : Transmit buffer empty (TI = 1) 1 : Transmission completed (TXEPT = 1)	RW
	UORRM	UART0 continuous receive mode enable bit	0 : Continuous receive mode disabled 1 : Continuous receive mode enable	RW
	U1RRM	UART1 continuous receive mode enable bit	0 : Continuous receive mode disabled 1 : Continuous receive mode enabled	RW
	CLKMD0	UART1 CLK/CLKS select bit 0	Effective when CLKMD1 = "1" 0 : Clock output from CLK1 1 : Clock output from CLKS1	RW
ļ	CLKMD1	UART1 CLK/CLKS select bit 1 (Note)	0 : CLK output is only CLK1 1 : Transfer clock output from multiple pins function selected	RW
	RCSP	<u>Separate</u> UART0 CTS/RTS bit	0 : CTS/RTS shared pin 1 : CTS/RTS separated (CTS0 supplied from the P64 pin)	RW
	(b7)	Nothing is assigned. Whe	en write, set "0". When read, its content is indeterminate.	_
U1MR register's C IARTi special mode	e transfer o KDIR bit = " e register	o" (internal clock) (i=0 to 2)	e the following conditions are met: Address After reset 037316, 037716 X0000002	
U1MR register's C	e transfer o KDIR bit = " e register	0" (internal clock) • (i=0 to 2) Symbol A SMR to U2SMR 036F16, 1	Address After reset 037316, 037716 X0000002	RW
U1MR register's C	e register	0" (internal clock) (i=0 to 2) Symbol A	uddress After reset	RW
U1MR register's C	e transfer o KDIR bit = " e register	0" (internal clock) (i=0 to 2) Symbol A SMR to U2SMR 036F16, 1 Bit	Address After reset 037316, 037716 X0000002	
U1MR register's C	e register	0" (internal clock) (i=0 to 2) Symbol A SMR to U2SMR 036F16, Bit name	ddress After reset 037316, 037716 X0000002 Function 0 : Other than I ² C mode	RW
U1MR register's C	e register b U03 Bit symbol IICM	0" (internal clock) (i=0 to 2) Symbol A SMR to U2SMR 036F16, Bit name I ² C mode select bit Arbitration lost detecting	ddress After reset 037316, 037716 X0000002 Function 0 : Other than I ² C mode 1 : I ² C mode 0 : Update per bit	RW RW RW (Note
U1MR register's C	e register c register b U0: Bit symbol IICM ABC	0" (internal clock) (i=0 to 2) Symbol A SMR to U2SMR 036F16, 1 Bit name I ² C mode select bit Arbitration lost detecting flag control bit	After reset 037316, 037716 X0000002 Function 0 : Other than I ² C mode 1 : I ² C mode 0 : Update per bit 1 : Update per bit 1 : Update per byte 0 : STOP condition detected	RW RW RW (Note
U1MR register's C	e register e register Bit symbol IICM ABC BBS	0" (internal clock) (i=0 to 2) Symbol A SMR to U2SMR 036F16, 1 Bit name 1 ² C mode select bit Arbitration lost detecting flag control bit Bus busy flag	Address After reset 037316, 037716 X00000002 Function 0 : Other than I ² C mode 1 : I ² C mode 0 : Update per bit 1 : Update per bit 1 : Update per byte 0 : STOP condition detected 1 : START condition detected (busy)	RW RW RW
U1MR register's C	e register KDIR bit = ° e register JU0: Bit symbol IICM ABC BBS	0" (internal clock) (i=0 to 2) Symbol A SMR to U2SMR 036F16, 1 Bit name I ² C mode select bit Arbitration lost detecting flag control bit Bus busy flag Reserved bit Bus collision detect	Address After reset 037316, 037716 X0000002 Function 0 : Other than I ² C mode 1 : I ² C mode 0 : Update per bit 1 : Update per bit 1 : Update per byte 0 : STOP condition detected 1 : START condition detected (busy) Set to "0" 0 : Rising edge of transfer clock	RW RW (Note RW
U1MR register's C	e register e register bit symbol IICM ABC BBS (b3) ABSCS	0" (internal clock) (i=0 to 2) Symbol A SMR to U2SMR 036F16, 1 Bit name I ² C mode select bit Arbitration lost detecting flag control bit Bus busy flag Reserved bit Bus collision detect sampling clock select bit Auto clear function select bit of transmit	Address After reset 037316, 037716 X0000002 Function 0 : Other than I ² C mode 1 : I ² C mode 0 : Update per bit 1 : Update per bit 1 : Update per byte 0 : STOP condition detected 1 : START condition detected (busy) Set to "0" 0 : Rising edge of transfer clock 1 : Underflow signal of timer Aj (Note 2) 0 : No auto clear function	RW RW (Note RW RW





Γ

		Symbol SMR2 to U2SMR2 036E1	Address After reset 6, 037216, 037616 X0000002	
	Bit symbol	Bit name	Function	
	IICM2	I ² C mode select bit 2	Refer to "Table 1.20.4. I ² C Mode Functions"	RW
· · · · · ·	CSC	Clock-synchronous bit	0 : Disabled 1 : Enabled	RW
· · · · · · · · · · · · · · · · · · ·	SWC	SCL wait output bit	0 : Disabled 1 : Enabled	RW
	ALS	SDA output stop bit	0 : Disabled 1 : Enabled	RW
	STAC	UARTi initialization bit	0 : Disabled 1 : Enabled	RW
	SWC2	SCL wait output bit 2	0: Transfer clock 1: "L" output	RW
	SDHI	SDA output disable bit	0: Enabled 1: Disabled (high impedance)	RW
	(b7)	Nothing is assigned. Whe indeterminate.	n write, set "0". When read, its content is	
			Address After reset D16, 037116, 037516 000X0X0X2	
	U0 Bit	SMR3 to U2SMR3 036	D16, 037116, 037516 000X0X0X2	RW
	Bit symbol	ISMŔ3 to U2SMR3 036 Bit name Nothing is assigned.	D16, 037116, 037516 000X0X0X2 Function	RW
	Bit symbol (b0)	SMŔ3 to U2SMR3 036 Bit name Nothing is assigned. When write, set "0". Wher	D16, 037116, 037516 000X0X0X2 Function	
	Bit symbol	SMŘ3 to U2SMR3 036 Bit name Nothing is assigned. When write, set "0". Wher Clock phase set bit	D16, 037116, 037516 000X0X0X2 Function	
	Bit symbol (b0)	SMR3 to U2SMR3 036 Bit name Nothing is assigned. When write, set "0". When Clock phase set bit Nothing is assigned.	D16, 037116, 037516 000X0X0X2 Function n read, its content is indeterminate.	
	Bit symbol (b0) CKPH	SMR3 to U2SMR3 036 Bit name Nothing is assigned. When write, set "0". When Clock phase set bit Nothing is assigned.	D16, 037116, 037516 000X0X0X2 Function n read, its content is indeterminate. 0 : Without clock delay 1 : With clock delay	
	Bit symbol (b0) CKPH (b2)	SMŘ3 to U2SMR3 0361 Bit name Nothing is assigned. When write, set "0". Wher Clock phase set bit Nothing is assigned. When write, set "0". Wher Clock output select bit Nothing is assigned.	D16, 037116, 037516 000X0X0X2 Function n read, its content is indeterminate. 0 : Without clock delay 1 : With clock delay n read, its content is indeterminate. 0 : CLKi is CMOS output	
	Bit symbol (b0) CKPH (b2) NODC	SMŘ3 to U2SMR3 0361 Bit name Nothing is assigned. When write, set "0". When Clock phase set bit Nothing is assigned. When write, set "0". When Clock output select bit Nothing is assigned. When write, set "0". When SDAi digital delay setup bit	D16, 037116, 037516 000X0X0X2 Function n read, its content is indeterminate. 0 : Without clock delay 1 : With clock delay n read, its content is indeterminate. 0 : CLKi is CMOS output 1 : CLKi is N-channel open drain output n read, its content is indeterminate. b7 b6 b5 0 0 0 : Without delay	RW
	Bit symbol (b0) 	SMŘ3 to U2SMR3 0361 Bit name Nothing is assigned. When write, set "0". Wher Clock phase set bit Nothing is assigned. When write, set "0". Wher Clock output select bit Nothing is assigned. When write, set "0". Wher SDAi digital delay	D16, 037116, 037516 000X0X0X2 Function n read, its content is indeterminate. 0 : Without clock delay 1 : With clock delay 1 : With clock delay 0 : CLKi is CMOS output 1 : CLKi is N-channel open drain output n read, its content is indeterminate. 0 : CLKi is CMOS output 1 : CLKi is N-channel open drain output n read, its content is indeterminate. b7 b6 b5 0 0 0 : Without delay 0 0 1 : 1 to 2 cycle(s) of UiBRG count source 0 1 0 : 2 to 3 cycles of UiBRG count source 0 1 1 : 3 to 4 cycles of UiBRG count source	RW RW RW RW RW
	Bit symbol (b0) CKPH (b2) NODC (b4) CL0	SMŘ3 to U2SMR3 0361 Bit name Nothing is assigned. When write, set "0". When Clock phase set bit Nothing is assigned. When write, set "0". When Clock output select bit Nothing is assigned. When write, set "0". When SDAi digital delay setup bit	D16, 037116, 037516 000X0X0X2 Function n read, its content is indeterminate. 0 : Without clock delay 1 : With clock delay 1 : With clock delay n read, its content is indeterminate. 0 : CLKi is CMOS output 1 : CLKi is N-channel open drain output n read, its content is indeterminate. b7 b6 b5 0 0 0 : Without delay 0 0 1 : 1 to 2 cycle(s) of UiBRG count source 0 1 0 : 2 to 3 cycles of UiBRG count source	RW

Figure 1.17.7. U0SMR2 to U2SMR2 Registers and U0SMR3 to U2SMR3 Registers



b6 b5 b4 b3 b2 b1 b0		Symbol A IR4 to U2SMR4 036C16,	Address After reset 037016, 037416 0016	
	Bit symbol	Bit name	Function	RV
	STAREQ	Start condition generate bit (Note)	0 : Clear 1 : Start	RV
	RSTAREQ	Restart condition generate bit (Note)	0 : Clear 1 : Start	RW
	STPREQ	Stop condition generate bit (Note)	0 : Clear 1 : Start	RW
	STSPSEL	SCL,SDA output select bit	0 : Start and stop conditions not output1 : Start and stop conditions output	RW
	ACKD	ACK data bit	0 : ACK 1 : NACK	RV
	ACKC	ACK data output enable bit	0 : Serial I/O data output 1 : ACK data output	RW
	SCLHI	SCL output stop enable bit	0 : Disabled 1 : Enabled	RV
	SWC9	SCL wait bit 3	0 : SCL "L" hold disabled 1 : SCL "L" hold enabled	RV

Figure 1.17.8. U0SMR4 to U2SMR4 Registers



Clock Synchronous serial I/O Mode

The clock synchronous serial I/O mode uses a transfer clock to transmit and receive data. Table 1.18.1 lists the specifications of the clock synchronous serial I/O mode. Table 1.18.2 lists the registers used in clock synchronous serial I/O mode and the register values set.

Table 1.18.1.	Clock Synchronous	Serial I/O Mode	Specifications
---------------	--------------------------	-----------------	----------------

Item	Specification					
Transfer data format	Transfer data length: 8 bits					
Transfer clock	• UiMR(i=0 to 2) register's CKDIR bit = "0" (internal clock) : fj/ 2(n+1)					
	fj = f1SIO, f2SIO, f8SIO, f32SIO. n: Setting value of UiBRG register 0016 to FF16					
	• CKDIR bit = "1" (external clock) : Input from CLKi pin					
Transmission, reception control	Selectable from CTS function, RTS function or CTS/RTS function disable					
Transmission start condition	• Before transmission can start, the following requirements must be met (Note 1)					
	 The TE bit of UiC1 register= 1 (transmission enabled) 					
	 The TI bit of UiC1 register = 0 (data present in UiTB register) 					
	- If \overline{CTS} function is selected, input on the \overline{CTS} i pin = "L"					
Reception start condition	Before reception can start, the following requirements must be met (Note 1)					
·	- The RE bit of UiC1 register= 1 (reception enabled)					
	- The TE bit of UiC1 register= 1 (transmission enabled)					
	- The TI bit of UiC1 register= 0 (data present in the UiTB register)					
Interrupt request	For transmission, one of the following conditions can be selected					
generation timing	- The UiIRS bit (Note 3) = 0 (transmit buffer empty): when transferring data from the					
	UITB register to the UARTi transmit register (at start of transmission)					
	- The UiIRS bit =1 (transfer completed): when the serial I/O finished sending data from					
	the UARTi transmit register					
	For reception					
	When transferring data from the UARTi receive register to the UiRB register (at					
	completion of reception)					
Error detection	Overrun error (Note 2)					
	This error occurs if the serial I/O started receiving the next data before reading the					
	UiRB register and received the 7th bit of the next data					
Select function	CLK polarity selection					
	Transfer data input/output can be chosen to occur synchronously with the rising or					
	the falling edge of the transfer clock					
	LSB first, MSB first selection					
	Whether to start sending/receiving data beginning with bit 0 or beginning with bit 7					
	can be selected					
	Continuous receive mode selection					
	Reception is enabled immediately by reading the UiRB register					
	Switching serial data logic					
	This function reverses the logic value of the transmit/receive data					
	Transfer clock output from multiple pins selection (UART1)					
	The output pin can be selected in a program from two UART1 transfer clock pins that					
	have been set					
	Separate CTS/RTS pins (UART0)					
	CTS0 and RTS0 are input/output from separate pins					
lote 1: When an external clo	ck is selected, the conditions must be met while if the UiC0 register's CKPOL bit = "0"					

Note 1: when an external clock is selected, the conditions must be met while if the OICO register's CKPOL bit = 0 (transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock), the external clock is in the high state; if the UiCO register's CKPOL bit = "1" (transmit data output at the rising edge and the receive data taken in at the falling edge of the transfer clock), the external clock is in the high state; if the UiCO register's CKPOL bit = "1" (transmit data output at the rising edge and the receive data taken in at the falling edge of the transfer clock), the external clock is in the low state.
 Note 2: If an overrun error occurs, the value of UiRB register will be indeterminate. The IR bit of SiRIC register does not change.
 Note 3: The U0IRS and U1IRS bits respectively are the UCON register bits 0 and 1; the U2IRS bit is the U2C1 register bit 4.



Register	Bit	Function			
UiTB(Note3)	0 to 7	Set transmission data			
UiRB(Note3)	0 to 7	Reception data can be read			
	OER	Overrun error flag			
UiBRG	0 to 7	Set a transfer rate			
UiMR(Note3)	SMD2 to SMD0	Set to "0012"			
	CKDIR	Select the internal clock or external clock			
·	IOPOL	Set to "0"			
UiC0	CLK1 to CLK0	Select the count source for the UiBRG register			
	CRS	Select CTS or RTS to use			
·	TXEPT	Transmit register empty flag			
ľ	CRD	Enable or disable the \overline{CTS} or \overline{RTS} function			
	NCH	Select TxDi pin output mode (Note 2)			
	CKPOL	Select the transfer clock polarity			
ľ	UFORM	Select the LSB first or MSB first			
UiC1	TE	Set this bit to "1" to enable transmission/reception			
	TI	Transmit buffer empty flag			
	RE	Set this bit to "1" to enable reception			
	RI	Reception complete flag			
	U2IRS (Note 1)	Select the source of UART2 transmit interrupt			
	U2RRM (Note 1)	Set this bit to "1" to use continuous receive mode			
	UiLCH	Set this bit to "1" to use inverted data logic			
ľ	UiERE	Set to "0"			
UiSMR	0 to 7	Set to "0"			
UiSMR2	0 to 7	Set to "0"			
UiSMR3	0 to 2	Set to "0"			
ľ	NODC	Select clock output mode			
	4 to 7	Set to "0"			
UiSMR4	0 to 7	Set to "0"			
UCON	U0IRS, U1IRS	Select the source of UART0/UART1 transmit interrupt			
·	U0RRM, U1RRM	Set this bit to "1" to use continuous receive mode			
	CLKMD0	Select the transfer clock output pin when CLKMD1 = 1			
	CLKMD1	Set this bit to "1" to output UART1 transfer clock from two pins			
	RCSP	Set this bit to "1" to accept as input the UART0 CTS0 signal from the P64 pin			
	7	Set to "0"			

Note 1: Set the U0C1 and U1C1 register bit 4 and bit 5 to "0". The U0IRS, U1IRS, U0RRM and U1RRM bits are in the UCON register.

Note 2: TxD2 pin is N channel open-drain output. Set the U2C0 register's NCH bit to "0".

Note 3: Not all register bits are described above. Set those bits to "0" when writing to the registers in clock synchronous serial I/O mode.

i=0 to 2



Table 1.18.3 lists the functions of the input/output pins during clock synchronous serial I/O mode. Table 1.18.3 shows pin functions for the case where the multiple transfer clock output pin select function is deselected. Table 1.18.4 lists the P64 pin functions during clock synchronous serial I/O mode. Note that for a period from when the UARTi operation mode is selected to when transfer starts, the TxDi pin outputs an "H". (If the N-channel open-drain output is selected, this pin is in a high-impedance state.)

Table 1.18.3. Pin Functions (When Not Select Multiple Transfer Clock Output Pin Function)

Pin name	Function	Method of selection
TxDi (i = 0 to 2) (P63, P67, P70)	Serial data output	(Outputs dummy data when performing reception only)
RxDi (P62, P66, P71)	Serial data input	PD6 register's PD6_2 bit=0, PD6_6 bit=0, PD7 register's PD7_1 bit=0 (Can be used as an input port when performing transmission only)
CLKi	Transfer clock output	UiMR register's CKDIR bit=0
(P61, P65, P72)	Transfer clock input	UiMR register's CKDIR bit=1 PD6 register's PD6_1 bit=0, PD6_5 bit=0, PD7 register's PD7_2 bit=0
CTSi/RTSi (P60, P64, P73)	CTS input	UiC0 register's CRD bit=0 UiC0 register's CRS bit=0 PD6 register's PD6_0 bit=0, PD6_4 bit=0, PD7 register's PD7_3 bit=0
	RTS output	UiC0 register's CRD bit=0 UiC0 register's CRS bit=1
	I/O port	UiC0 register's CRD bit=1

 Table 1.18.4.
 P64 Pin Functions

Pin function						
	U1C0 register		UCON register		PD6 register	
	CRD	CRS	RCSP	CLKMD1	CLKMD0	PD6_4
P64	1		0	0		Input: 0, Output: 1
CTS1	0	0	0	0		0
RTS1	0	1	0	0		
CTS ₀ (Note1)	0	0	1	0		0
CLKS1				1(Note 2)	1	

Note 1: In addition to this, set the U0C0 register's CRD bit to "0" (CTS0/RTS0 enabled) and the U0 C0 register's CRS bit to "1" (RTS0 selected).

Note 2: When the CLKMD1 bit = 1 and the CLKMD0 bit = 0, the following logic levels are output: • High if the U1C0 register's CLKPOL bit = 0

• Low if the U1C0 register's CLKPOL bit = 1







(a) CLK Polarity Select Function

Use the UiC0 register (i = 0 to 2)'s CKPOL bit to select the transfer clock polarity. Figure 1.18.2 shows the polarity of the transfer clock.

(1) When the UiC0 register's CKPOL bit = 0 (transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock)	
CLKi (Note 2)	
TXDi D0 × D1 × D2 × D3 × D4 × D5 × D6 × D7	
RXDi $D0$ $D1$ $D2$ $D3$ $D4$ $D5$ $D6$ $D7$	
(2) When the UiC0 register's CKPOL bit = 1 (transmit data output at the rising edge and the receive data taken in at the falling edge of the transfer clock)	
CLKi (Note 3)	
TxDi D0 0 D1 02 D3 04 05 06 07	
RXDi $D0 \ D1 \ D2 \ D3 \ D4 \ D5 \ D6 \ D7$	
Note 1: This applies to the case where the UiC0 register's UFORM bit = 0 (LSB first) and UiC1 register's UiLCH bit = 0 (no reverse).	
Note 2: When not transferring, the CLKi pin outputs a low signal. Note 3: When not transferring, the CLKi pin outputs a low signal. i = 0 to 2	

Figure 1.18.2. Transfer Clock Polarity

(b) LSB First/MSB First Select Function

Use the UiC0 register (i = 0 to 2)'s UFORM bit to select the transfer format. Figure 1.18.3 shows the transfer format.

(1) When UiC0 register's UFORM bit = 0 (LSB first)
СLКі
TXDi D0 X D1 X D2 X D3 X D4 X D5 X D6 X D7
RxDi D0 \ D1 \ D2 \ D3 \ D4 \ D5 \ D6 \ D7
(2) When UiC0 register's UFORM bit = 1 (MSB first)
СLКі
TxDi D7 X D6 X D5 X D4 X D3 X D2 X D1 X D0
RXDi D7 X D6 X D5 X D4 X D3 X D2 X D1 X D0
Note: This applies to the case where the UiC0 register's CKPOL bit = 0 (transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock) and the UiC1 register's UiLCH bit = 0 (no reverse). i = 0 to 2
Figure 1.18.3. Transfer Format



(c) Continuous Receive Mode

When the UiRRM bit (i = 0 to 2) = 1 (continuous receive mode), the UiC1 register's TI bit is set to "0" (data present in the UiTB register) by reading the UiRB register. In this case, i.e., UiRRM bit = 1, do not write dummy data to the UiTB register in a program. The U0RRM and U1RRM bits are the UCON register bit 2 and bit 3, respectively, and the U2RRM bit is the U2C1 register bit 5.

(d) Serial Data Logic Switching Function

When the UiC1 register (i = 0 to 2)'s UiLCH bit = 1 (reverse), the data written to the UiTB register has its logic reversed before being transmitted. Similarly, the received data has its logic reversed when read from the UiRB register. Figure 1.18.4 shows serial data logic.



Figure 1.18.4. Serial Data Logic Switching

(e) Transfer Clock Output From Multiple Pins (UART1)

Use the UCON register's CLKMD1 to CLKMD0 bits to select one of the two transfer clock output pins. (See Figure 1.18.5.) This function can be used when the selected transfer clock for UART1 is an internal clock.



Renesas Technology Corp.

(f) CTS/RTS Separate Function (UART0)

This function separates $\overline{CTS_0}/\overline{RTS_0}$, outputs $\overline{RTS_0}$ from the P60 pin, and accepts as input the $\overline{CTS_0}$ from the P64 pin. To use this function, set the register bits as shown below.

- U0C0 register's CRD bit = 0 (enables UART0 $\overline{CTS}/\overline{RTS}$)
- U0C0 register's CRS bit = 1 (outputs UART0 RTS)
- U1C0 register's CRD bit = 0 (enables UART1 $\overline{\text{CTS}}/\overline{\text{RTS}}$)
- U1C0 register's CRS bit = 0 (inputs UART1 $\overline{\text{CTS}}$)
- UCON register's RCSP bit = 1 (inputs $\overline{\text{CTS}}_0$ from the P64 pin)
- UCON register's CLKMD1 bit = 0 (CLKS1 not used)

Note that when using the CTS/RTS separate function, UART1 CTS/RTS separate function cannot be used.



Figure 1.18.6. CTS/RTS Separat Function



Clock Asynchronous Serial I/O (UART) Mode

The UART mode allows transmitting and receiving data after setting the desired transfer rate and transfer data format. Tables 1.19.1 lists the specifications of the UART mode.

Item	Specification	
Transfer data format	Character bit (transfer data): Selectable from 7, 8 or 9 bits	
	Start bit: 1 bit	
	 Parity bit: Selectable from odd, even, or none 	
	Stop bit: Selectable from 1 or 2 bits	
Transfer clock	 UiMR(i=0 to 2) register's CKDIR bit = 0 (internal clock) : fj/ 16(n+1) 	
	fj = f1SIO, f2SIO, f8SIO, f32SIO. n: Setting value of UiBRG register 0016 to FF16	
	 CKDIR bit = "1" (external clock) : fEXT/16(n+1) 	
	fEXT: Input from CLKi pin. n :Setting value of UiBRG register 0016 to FF16	
Transmission, reception control	Selectable from CTS function, RTS function or CTS/RTS function disable	
Transmission start condition	Before transmission can start, the following requirements must be met	
	- The TE bit of UiC1 register= 1 (transmission enabled)	
	 The TI bit of UiC1 register = 0 (data present in UiTB register) 	
	- If \overline{CTS} function is selected, input on the \overline{CTS} i pin = "L"	
Reception start condition	Before reception can start, the following requirements must be met	
	- The RE bit of UiC1 register= 1 (reception enabled)	
	- Start bit detection	
Interrupt request	For transmission, one of the following conditions can be selected	
generation timing	- The UiIRS bit (Note 2) = 0 (transmit buffer empty): when transferring data from the	
generation timing	UiTB register to the UARTi transmit register (at start of transmission)	
	 The UiIRS bit =1 (transfer completed): when the serial I/O finished sending data from 	
	the UARTi transmit register	
	For reception	
	When transferring data from the UARTi receive register to the UiRB register (at	
	completion of reception)	
Error detection	Overrun error (Note 1)	
	This error occurs if the serial I/O started receiving the next data before reading the	
	UiRB register and received the bit one before the last stop bit of the next data	
	Framing error	
	This error occurs when the number of stop bits set is not detected	
	Parity error	
	This error occurs when if parity is enabled, the number of 1's in parity and	
	character bits does not match the number of 1's set	
	Error sum flag	
	This flag is set (= 1) when any of the overrun, framing, and parity errors is encountered	
Salast function		
Select function	LSB first, MSB first selection	
	Whether to start sending/receiving data beginning with bit 0 or beginning with bit 7	
	can be selected	
	• Serial data logic switch	
	This function reverses the logic of the transmit/receive data. The start and stop bits	
	are not reversed.	
	• TxD, RxD I/O polarity switch	
	This function reverses the polarities of hte TxD pin output and RxD pin input. The	
	logic levels of all I/O data is reversed.	
	Separate CTS/RTS pins (UART0)	
Note 1: If an overrun error occurs	CTS0 and RTS0 are input/output from separate pins	

Table 1.19.1. UART Mode Specifications

Note 1: If an overrun error occurs, the value of UiRB register will be indeterminate. The IR bit of SiRIC register does not change. Note 2: The U0IRS and U1IRS bits respectively are the UCON register bits 0 and 1; the U2IRS bit is the U2C1 register bit 4.



Register	Bit	Function		
UiTB	0 to 8	Set transmission data (Note 1)		
UiRB	0 to 8	Reception data can be read (Note 1)		
	OER,FER,PER,SUM	Error flag		
UiBRG	0 to 7	Set a transfer rate		
UiMR	SMD2 to SMD0	Set these bits to '1002' when transfer data is 7 bits long		
		Set these bits to '1012' when transfer data is 8 bits long		
		Set these bits to '1102' when transfer data is 9 bits long		
	CKDIR	Select the internal clock or external clock		
	STPS	Select the stop bit		
	PRY, PRYE	Select whether parity is included and whether odd or even		
	IOPOL	Select the TxD/RxD input/output polarity		
UiC0	CLK0, CLK1	Select the count source for the UiBRG register		
	CRS	Select CTS or RTS to use		
	TXEPT	Transmit register empty flag		
	CRD	Enable or disable the CTS or RTS function		
	NCH	Select TxDi pin output mode (Note 2)		
	CKPOL	Set to "0"		
	UFORM	LSB first or MSB first can be selected when transfer data is 8 bits long. Set this		
		bit to "0" when transfer data is 7 or 9 bits long.		
UiC1	TE	Set this bit to "1" to enable transmission		
	ТІ	Transmit buffer empty flag		
	RE	Set this bit to "1" to enable reception		
	RI	Reception complete flag		
	U2IRS (Note 2)	Select the source of UART2 transmit interrupt		
	U2RRM (Note 2)	Set to "0"		
	UiLCH	Set this bit to "1" to use inverted data logic		
	UIERE	Set to "0"		
UiSMR	0 to 7	Set to "0"		
UiSMR2	0 to 7	Set to "0"		
UiSMR3	0 to 7	Set to "0"		
UiSMR4	0 to 7	Set to "0"		
UCON	U0IRS, U1IRS	Select the source of UART0/UART1 transmit interrupt		
	U0RRM, U1RRM	Set to "0"		
	CLKMD0	Invalid because CLKMD1 = 0		
	CLKMD1	Set to "0"		
	RCSP	Set this bit to "1" to accept as input the UART0 $\overline{\text{CTS0}}$ signal from the P64 pin		
	7	Set to "0"		

Table 1. 19. 2. Registers to Be Used and Settings in UART Mode

Note 1: The bits used for transmit/receive data are as follows: Bit 0 to bit 6 when transfer data is 7 bits long; bit 0 to bit 7 when transfer data is 8 bits long; bit 0 to bit 8 when transfer data is 9 bits long.

Note 2: Set the U0C1 and U1C1 registers bit 4 to bit 5 to "0". The U0IRS, U1IRS, U0RRM and U1RRM bits are included in the UCON register.

Note 3: TxD2 pin is N channel open-drain output. Set the U2C0 register's NCH bit to "0". i=0 to 2



Table 1.19.3 lists the functions of the input/output pins during UART mode. Table 1.19.4 lists the P64 pin functions during UART mode. Note that for a period from when the UARTi operation mode is selected to when transfer starts, the TxDi pin outputs an "H". (If the N-channel open-drain output is selected, this pin is in a high-impedance state.)

Pin name	Function	Method of selection	
TxDi (i = 0 to 2) (P63, P67, P70)	Serial data output	(Outputs dummy data when performing reception only)	
RxDi (P62, P66, P71)	Serial data input	PD6 register's PD6_2 bit=0, PD6_6 bit=0, PD7 register's PD7_1 bit=0 (Can be used as an input port when performing transmission only)	
CLKi	Input/output port	UiMR register's CKDIR bit=0	
(P61, P65, P72)	Transfer clock input	UiMR register's CKDIR bit=1 PD6 register's PD6_1 bit=0, PD6_5 bit=0, PD7 register's PD7_2 bit=0	
CTSi/RTSi (P60, P64, P73)	CTS input	UiC0 register's CRD bit=0 UiC0 register's CRS bit=0 PD6 register's PD6_0 bit=0, PD6_4 bit=0, PD7 register's PD7_3 bit=0	
	RTS output	UiC0 register's CRD bit=0 UiC0 register's CRS bit=1	
	Input/output port	UiC0 register's CRD bit=1	

Table 1.19.3. I/O Pin Functions

Table 1.19.4. P64 Pin Functions

Pin function	Bit set value				
	U1C0 register		UCON	register	PD6 register
	CRD	CRS	RCSP	CLKMD1	PD6_4
P64	1		0	0	Input: 0, Output: 1
CTS1	0	0	0	0	0
RTS1	0	1	0	0	
CTS ₀ (Note)	0	0	1	0	0

Note: In addition to this, set the U0C0 register's CRD bit to "0" (CTS0/RTS0 enabled) and the U0C0 register's CRS bit to "1" (RTS0 selected).





Figure 1.19.1. Transmit Operation



Figure 1.19.2. Receive Operation

(a) LSB First/MSB First Select Function

As shown in Figure 1.19.3, use the UiC0 register's UFORM bit to select the transfer format. This function is valid when transfer data is 8 bits long.

(1) When UiC0 register's UFORM bit = 0 (LSB first)
CLKi
TXDi ST D0 D1 D2 D3 D4 D5 D6 D7 P SP
ST D0 D1 D2 D3 D4 D5 D6 D7 P SP
(2) When UiC0 register's UFORM bit = 1 (MSB first)
TXDi $TXDi$ TX
RXDi ST D6 D5 D4 D3 D2 D0P SP
Note: This applies to the case where the UiC0 register's CKPOL bit = 0 (transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock), the UiC1 register's UiLCH bit = 0 (no reverse), UiMR register's STPS bit = 0 (1 stop bit) and UiMR register's PRYE bit = 1 (parity enabled).
aure 1 19 3 Transfer Format

Figure 1.19.3. Transfer Format



(b) Serial Data Logic Switching Function

The data written to the UiTB register has its logic reversed before being transmitted. Similarly, the received data has its logic reversed when read from the UiRB register. Figure 1.19.4 shows serial data logic.

(1) When the	UiC1 register's UiLCH bit = 0 (no reverse)
Transfer clock	
TxDi (no reverse)	"H" <u>ST (D0 (D1) D2 (D3) D4) D5 (D6) D7) P</u> SP
(2) When the	UiC1 register's UiLCH bit = 1 (reverse)
Transfer clock	
TxDi (reverse)	"H" <u>ST (D0) D1) D2) D3) D4) D5) D6 (D7) P</u> SP
transmit UiC0 reg	blies to the case where the UiC0 register's CKPOL bit = 0 ($ST : Start bit$ a data output at the falling edge of the transfer clock), the gister's UFORM bit = 0 (LSB first), the UiMR register's it = 0 (1 stop bit) and UiMR register's PRYE bit = 1 (parity). ST : Start bit P : Parity bit SP : Stop bit i = 0 to 2

Figure 1.19.4. Serial Data Logic Switching

(c) TxD and RxD I/O Polarity Inverse Function

This function inverses the polarities of the TxDi pin output and RxDi pin input. The logic levels of all input/output data (including the start, stop and parity bits) are inversed. Figure 1.19.5 shows the TxD pin output and RxD pin input polarity inverse.

(1) When the UiMR register's IOPOL bit = 0 (no reverse)
TxDi "H" ST / D0 / D1 / D2 / D3 / D4 / D5 / D6 / D7 / P / SP (no reverse) "L"
RxDi "H" ST / D0 / D1 / D2 / D3 / D4 / D5 / D6 / D7 / P / SP (no reverse) "L"
(2) When the LUMP registerial (OPOL bit 4 (reverse)
(2) When the UiMR register's IOPOL bit = 1 (reverse)
ТхDi "H" (reverse) "L" ST (D0) D1) D2) D3) D4) D5) D6) D7) Р) SP
RxDi ^{"H"} ST (<u>D0) D1) D2) D3) D4) D5) D6) D7) P) SP (reverse)</u>
Note: This applies to the case where the UiC0 register's UFORM bit = 0 (LSB first), the UiMR register's STPS bit = 0 (1 stop bit) and the UiMR register's PRYE bit = 1 (parity enabled). ST : Start bit P : Parity bit SP : Stop bit i = 0 to 2

Figure 1.19.5. TxD and RxD I/O Polarity Inverse



(d) CTS/RTS Separate Function (UART0)

This function separates $\overline{CTS_0}/\overline{RTS_0}$, outputs $\overline{RTS_0}$ from the P60 pin, and accepts as input the $\overline{CTS_0}$ from the P64 pin. To use this function, set the register bits as shown below.

- U0C0 register's CRD bit = 0 (enables UART0 $\overline{\text{CTS}}/\overline{\text{RTS}}$)
- U0C0 register's CRS bit = 1 (outputs UART0 RTS)
- U1C0 register's CRD bit = 0 (enables UART1 $\overline{\text{CTS}}/\overline{\text{RTS}}$)
- U1C0 register's CRS bit = 0 (inputs UART1 $\overline{\text{CTS}}$)
- UCON register's RCSP bit = 1 (inputs $\overline{\text{CTS}}_0$ from the P64 pin)
- UCON register's CLKMD1 bit = 0 (CLKS1 not used)

Note that when using the CTS/RTS separate function, UART1 CTS/RTS separate function cannot be used.



Figure 1.19.6. CTS/RTS Separate Function



Special Mode 1 (I²C mode)

 I^2C mode is provided for use as a simplified I^2C interface compatible mode. Table 1.20.1 lists the specifications of the I^2C mode. Table 1.20.2 lists the registers used in the I^2C mode and the register values set. Figure 1.20.1 shows the block diagram for I^2C mode. Figure 1.20.2 shows SCLi timing.

As shown in Table 1.20.3, the microcomputer is placed in I²C mode by setting the SMD2 to SMD0 bits to '0102' and the IICM bit to "1". Because SDAi transmit output has a delay circuit attached, SDAi output does not change state until SCLi goes low and remains stably low.

Item	Specification	
Transfer data format	Transfer data length: 8 bits	
Transfer clock	During master	
	UiMR(i=0 to 2) register's CKDIR bit = "0" (internal clock) : fj/ 2(n+1)	
	fj = f1SIO, f2SIO, f8SIO, f32SIO. n: Setting value of UiBRG register 0016 to FF16	
	During slave	
	CKDIR bit = "1" (external clock) : Input from SCLi pin	
Transmission start condition	Before transmission can start, the following requirements must be met (Note 1)	
	 The TE bit of UiC1 register= 1 (transmission enabled) 	
	 The TI bit of UiC1 register = 0 (data present in UiTB register) 	
Reception start condition	• Before reception can start, the following requirements must be met (Note 1)	
	 The RE bit of UiC1 register= 1 (reception enabled) 	
	 The TE bit of UiC1 register= 1 (transmission enabled) 	
	 The TI bit of UiC1 register= 0 (data present in the UiTB register) 	
Interrupt request	When start or stop condition is detected, acknowledge undetected, and acknowledge	
generation timing	detected	
Error detection	Overrun error (Note 2)	
	This error occurs if the serial I/O started receiving the next data before reading the	
	UiRB register and received the 8th bit of the next data	
Select function	Arbitration lost	
	Timing at which the UiRB register's ABT bit is updated can be selected	
	• SDAi digital delay	
	No digital delay or a delay of 2 to 8 UiBRG count source clock cycles selectable	
	Clock phase setting	
	With or without clock delay selectable	

Table 1.20.1. I²C Mode Specifications

Note 1: When an external clock is selected, the conditions must be met while the external clock is in the high state.

Note 2: If an overrun error occurs, the value of UiRB register will be indeterminate. The IR bit of SiRIC register does not change.



Serial I/O (Special Modes)



Figure 1.20.1. I²C Mode Block Diagram



Register	Bit	Function			
		Master Slave			
UiTB ³	0 to 7	Set transmission data	Set transmission data		
UiRB ³	0 to 7	Reception data can be read	Reception data can be read		
	8	ACK or NACK is set in this bit	ACK or NACK is set in this bit		
	ABT	Arbitration lost detection flag	Invalid		
	OER	Overrun error flag	Overrun error flag		
UiBRG	0 to 7	Set a transfer rate	Invalid		
UiMR ³	SMD2 to SMD0	Set to '0102'	Set to '0102'		
	CKDIR	Set to "0"	Set to "1"		
	IOPOL	Set to "0"	Set to "0"		
UiC0	CLK1, CLK0	Select the count source for the UiBRG	Invalid		
		register			
	CRS	Invalid because CRD = 1	Invalid because CRD = 1		
	TXEPT	Transmit buffer empty flag	Transmit buffer empty flag		
	CRD	Set to "1"	Set to "1"		
	NCH	Set to "1" ²	Set to "1" ²		
	CKPOL	Set to "0"	Set to "0"		
	UFORM	Set to "1"	Set to "1"		
UiC1	TE	Set this bit to "1" to enable transmission	Set this bit to "1" to enable transmission		
	TI	Transmit buffer empty flag	Transmit buffer empty flag		
	RE	Set this bit to "1" to enable reception	Set this bit to "1" to enable reception		
	RI	Reception complete flag	Reception complete flag		
	U2IRS ¹	Invalid	Invalid		
	U2RRM ¹ ,	Set to "0"	Set to "0"		
		Set to 0	Set to 0		
	UILCH, UIERE	Set to "1"	Set to "1"		
UiSMR	IICM				
	ABC	Select the timing at which arbitration-lost	Invalid		
		is detected			
	BBS	Bus busy flag	Bus busy flag		
	3 to 7	Set to "0"	Set to "0"		
UiSMR2		Refer to "Table 1.20.4. I ² C Mode Functions"	Refer to "Table 1.20.4. I ² C Mode Functions'		
	CSC	Set this bit to "1" to enable clock	Set to "0"		
		synchronization			
	SWC	Set this bit to "1" to have SCLi output	Set this bit to "1" to have SCLi output		
		fixed to "L" at the falling edge of the 9th	fixed to "L" at the falling edge of the 9th		
		bit of clock	bit of clock		
	ALS	Set this bit to "1" to have SDAi output	Set to "0"		
		stopped when arbitration-lost is detected			
	STAC	Set to "0"	Set this bit to "1" to initialize UARTi at		
			start condition detection		
	SWC2	Set this bit to "1" to have SCLi output	Set this bit to "1" to have SCLi output		
		forcibly pulled low	forcibly pulled low		
	SDHI	Set this bit to "1" to disable SDAi output	Set this bit to "1" to disable SDAi output		
	7	Set to "0"	Set to "0"		
		-			
UiSMR3	-	Set to "0"	Set to "0"		
UiSMR3	-	Set to "0" Refer to "Table 1.20.4. I ² C Mode Functions"	Set to "0" Refer to "Table 1.20.4. I ² C Mode Functions'		

i=0 to 2 Notes:

- 1. Set the U0C1 and U1C1 register bit 4 and bit 5 to "0". The U0IRS, U1IRS, U0RRM and U1RRM bits are in the UCON register.
- 2. TxD2 pin is N channel open-drain output. Set the NCH bit in the U2C0 register to "0".
- 3. Not all register bits are described above. Set those bits to "0" when writing to the registers in I²C mode.



	-	•	()())	
Register	Bit	Function		
		Master	Slave	
UiSMR4	STAREQ	Set this bit to "1" to generate start	Set to "0"	
		condition		
	RSTAREQ	Set this bit to "1" to generate restart	Set to "0"	
		condition		
	STPREQ	Set this bit to "1" to generate stop	Set to "0"	
		condition		
	STSPSEL	Set this bit to "1" to output each condition	Set to "0"	
	ACKD	Select ACK or NACK	Select ACK or NACK	
	ACKC	Set this bit to "1" to output ACK data	Set this bit to "1" to output ACK data	
	SCLHI	Set this bit to "1" to have SCLi output	Set to "0"	
		stopped when stop condition is detected		
	SWC9	Set to "0"	Set this bit to "1" to set the SCLi to "L"	
			hold at the falling edge of the 9th bit of	
			clock	
IFSR2A	IFSR26, ISFR27	Set to "1"	Set to "1"	
UCON	U0IRS, U1IRS	Invalid	Invalid	
	2 to 7	Set to "0"	Set to "0"	

i=0 to 2



Table 1.20.4. I²C Mode Functions

Function	Clock synchronous serial I/O	I ² C mode (SMD2 to SMD0 = 0102, IICM = 1)			
	mode (SMD2 to SMD0 = 0012, IICM = 0)	IICM2 = 0 (NACK/ACK interrupt)		IICM2 = 1 (UART transmit/ receive interrupt)	
		CKPH = 0 (No clock delay)	CKPH = 1 (Clock delay)	CKPH = 0 (No clock delay)	CKPH = 1 (Clock delay)
Factor of interrupt number 6, 7 and 10 (Note 1, 5, 7)	Start condition detection or stop condition detection (Refer to "Table 1.20.5. STSPSEL Bit Functions")				
Factor of interrupt number 15, 17 and 19 (Note 1, 6)	UARTi transmission Transmission started or completed (selected by UiIRS)	No acknowledgr detection (NACH Rising edge of S	<)	UARTi transmission Rising edge of SCLi 9th bit	UARTi transmissior Falling edge of SCL next to the 9th bit
Factor of interrupt number 16, 18 and 20 (Note 1, 6)	UARTi reception When 8th bit received CKPOL = 0 (rising edge) CKPOL = 1 (falling edge)	Acknowledgment detection (ACK) Rising edge of SCLi 9th bit		.i 9th bit	
Timing for transferring data from the UART reception shift register to the UiRB register	CKPOL = 0 (rising edge) CKPOL = 1 (falling edge)	Rising edge of S	SCLi 9th bit	Falling edge of SCLi 9th bit	Falling and rising edges of SCLi 9th bit
UARTi transmission output delay	Not delayed	Delayed			
Functions of P63, P67 and P70 pins	TxDi output	SDAi input/output			
Functions of P62, P66 and P71 pins	RxDi input	SCLi input/output			
Functions of P61, P65 and P72 pins	CLKi input or output selected	(Cannot be used in I ² C mode)			
Noise filter width	15ns	200ns			
Read RxDi and SCLi pin levels	Possible when the corresponding port direction bit = 0	Always possible no matter how the corresponding port direction bit is set			
Initial value of TxDi and SDAi outputs	CKPOL = 0 (H) CKPOL = 1 (L)	The value set in the port register before setting I ² C mode (Note 2)			
Initial and end values of SCLi		Н	L	Н	L
DMA1 factor (Refer to Fig 1.20.2)	UARTi reception	Acknowledgment detection (ACK)		UARTi reception Falling edge of SCLi 9th bit	
Store received data	1st to 8th bits are stored in UiRB register bit 0 to bit 7	1st to 8th bits are stored in UiRB register bit 7 to bit 0		1st to 7th bits are stored in UiRB registe bit 6 to bit 0, with 8th bit stored in UiRB register bit 8	
					1st to 8th bits are stored in UiRB register bit 7 to bit 0 (Note 3)
Read received data	UiRB register status is read directly as is				Read UiRB register Bit 6 to bit 0 as bit 7 to bit 1, and bit 8 as bit 0 (Note 4)

i = 0 to 2

Note 1: If the source or cause of any interrupt is changed, the IR bit in the interrupt control register for the changed interrupt may inadvertently be set to "1" (interrupt requested). (Refer to "precautions for interrupts" of the Usage Notes Reference Book.) If one of the bits shown below is changed, the interrupt source, the interrupt timing, etc. change. Therefore, always be sure to clear the IR bit to "0" (interrupt not requested) after changing those bits. SMD2 to SMD0 bits in the UiMR register, IICM bit in the UiSMR register, IICM2 bit in the UiSMR2 register, CKPH bit in the

UiSMR3 register

Note 2: Set the initial value of SDAi output while the UiMR register's SMD2 to SMD0 bits = '0002' (serial I/O disabled).

Note 3: Second data transfer to UIRB register (Rising edge of SCLi 9th bit) Note 4: First data transfer to UIRB register (Falling edge of SCLi 9th bit)

Note 4: First data transfer to OrkB register (Failing edge of ScEl stir Dit) Note 5: Refer to "Figure 1.20.4. STSPSEL Bit Functions". Note 6: Refer to "Figure 1.20.2. Transfer to UiRB Register and Interrupt Timing". Note 7: When using UART0, be sure to set the IFSR26 bit in the IFSR2A register to "1" (cause of interrupt: UART0 bus collision). When using UART1, be sure to set the IFSR26 bit in the IFSR2A register to "1" (cause of interrupt: UART1 bus collision).



(1) IICM2= 0 (ACK and N	IACK interrupts), CKPH= 0 (no clock delay)
1st bit 2nd bit 3r	rd bit 4th bit 5th bit 7th bit 8th bit 9th bit
SDAi <u> </u>	$ \underline{D5 \ \ D4 \ \ D3 \ \ D2 \ \ D1 \ \ D0 \ \ D8 (ACK, NACK) } $
	ا ACK interrupt (DMA1 request), NACK interrupt
	. In the second s
	Transfer to UiRB register
(2) IICM2= 0, CKPH= 1 (1st bit 2nd bit 3i	(clock delay) rd bit 4th bit 5th bit 6th bit 7th bit 8th bit 9th bit
SCLi	
SDAi 7 D7 D6	D5 X D4 X D3 X D2 X D1 X D0 X D8 (ACK, NACK)
	$\underbrace{\qquad \qquad } \underbrace{\qquad \qquad \qquad } \underbrace{\qquad \qquad } $
	ACK interrupt (DMA1 request), NACK interrupt
	∱ Transfer to UiRB register
	b15 b9 b8 b7 b0
	UiRB register
	smit/receive interrupt), CKPH= 0 rd bit 4th bit 5th bit 6th bit 7th bit 8th bit 9th bit
SCLi	
SDAi D7 D6	D5 X D4 X D3 X D2 X D1 X D0 X D8 (ACK, NACK)
	Receive interrupt (DMA1 request)
	Transfer to UiRB register
	$\stackrel{b15}{\longrightarrow} \stackrel{b9}{\longrightarrow} \stackrel{b8}{\longrightarrow} \stackrel{b7}{\longrightarrow} \stackrel{b0}{\longrightarrow} $
(4) IICM2= 1, CKPH= 1	
SCLi	rd bit 4th bit 5th bit 6th bit 7th bit 8th bit 9th bit
SDAi D7 D6	D5 X D4 X D3 X D2 X D1 X D0 X D8 (ACK, NACK)
	Receive interrupt
	(DMA1 request)
	Transfer to UiRB register Transfer to UiRB register
	b15 b9 b8 b7 b0 b0 b15
i=0 to 2	UiRB register UiRB register



• Detection of Start and Stop Condtion

Whether a start or a stop condition has been detected is determined. A start condition-detected interrupt request is generated when the SDAi pin changes state from high to

low while the SCLi pin is in the high state. A stop condition-detected interrupt request is generated when the SDAi pin changes state from low to high while the SCLi pin is in the high state.

Because the start and stop condition-detected interrupts share the interrupt control register and vector, check the UiSMR register's BBS bit to determine which interrupt source is requesting the interrupt.



Figure 1.20.3. Detection of Start and Stop Condition

Output of Start and Stop Condition

A start condition is generated by setting the UiSMR4 register (i = 0 to 2)'s STAREQ bit to "1" (start). A restart condition is generated by setting the UiSMR4 register's RSTAREQ bit to "1" (start). A stop condition is generated by setting the UiSMR4 register's STPREQ bit to "1" (start). The output procedure is described below.

(1) Set the STAREQ bit, RSTAREQ bit or STPREQ bit to "1" (start).

(2) Set the STSPSEL bit in the UiSMR4 register to "1" (output).

The function of the STSPSEL bit is shown in Table 1.20.5 and Figure 1.20.4.



Table 1.20.5. STSPSEL Bit Functions

Function	STSPSEL = 0	STSPSEL = 1
Output of SCLi and SDAi pins	Output of transfer clock and	Output of a start/stop condition
	data	according to the STAREQ,
	Output of start/stop condition is	RSTAREQ and STPREQ bit
	accomplished by a program	
	using ports (not automatically	
	generated in hardware)	
Star/stop condition interrupt	Start/stop condition detection	Finish generating start/stop condi-
request generation timing		tion



Figure 1.20.4. STSPSEL Bit Functions

Arbitration

Unmatching of the transmit data and SDAi pin input data is checked synchronously with the rising edge of SCLi. Use the UiSMR register's ABC bit to select the timing at which the UiRB register's ABT bit is updated. If the ABC bit = 0 (updated bitwise), the ABT bit is set to "1" at the same time unmatching is detected during check, and is cleared to "0" when not detected. In cases when the ABC bit is set to "1", if unmatching is detected even once during check, the ABT bit is set to "1" (unmatching detected) at the falling edge of the clock pulse of 9th bit. If the ABT bit needs to be updated bytewise, clear the ABT bit to "0" (undetected) after detecting acknowledge in the first byte, before transferring the next byte.

Setting the UiSMR2 register's ALS bit to "1" (SDA output stop enabled) causes arbitration-lost to occur, in which case the SDAi pin is placed in the high-impedance state at the same time the ABT bit is set to "1" (unmatching detected).



Transfer Clock

Data is transmitted/received using a transfer clock like the one shown in Figure 1.20.4.

The UiSMR2 register's CSC bit is used to synchronize the internally generated clock (internal SCLi) and an external clock supplied to the SCLi pin. In cases when the CSC bit is set to "1" (clock synchronization enabled), if a falling edge on the SCLi pin is detected while the internal SCLi is high, the internal SCLi goes low, at which time the UiBRG register value is reloaded with and starts counting in the low-level interval. If the internal SCLi changes state from low to high while the SCLi pin is low, counting stops, and when the SCLi pin goes high, counting restarts.

In this way, the UARTi transfer clock is comprised of the logical product of the internal SCLi and SCLi pin signal. The transfer clock works from a half period before the falling edge of the internal SCLi 1st bit to the rising edge of the 9th bit. To use this function, select an internal clock for the transfer clock. The UiSMR2 register's SWC bit allows to select whether the SCLi pin should be fixed to or freed from low-level output at the falling edge of the 9th clock pulse.

If the UiSMR4 register's SCLHI bit is set to "1" (enabled), SCLi output is turned off (placed in the highimpedance state) when a stop condition is detected.

Setting the UiSMR2 register's SWC2 bit = 1 (0 output) makes it possible to forcibly output a low-level signal from the SCLi pin even while sending or receiving data. Clearing the SWC2 bit to "0" (transfer clock) allows the transfer clock to be output from or supplied to the SCLi pin, instead of outputting a low-level signal.

If the UiSMR4 register's SWC9 bit is set to "1" (SCL hold low enabled) when the UiSMR3 register's CKPH bit = 1, the SCLi pin is fixed to low-level output at the falling edge of the clock pulse next to the ninth. Setting the SWC9 bit = 0 (SCL hold low disabled) frees the SCLi pin from low-level output.

SDA Output

The data written to the UiTB register bit 7 to bit 0 (D7 to D0) is sequentially output beginning with D7. The ninth bit (D8) is ACK or NACK.

The initial value of SDAi transmit output can only be set when IICM = 1 (I^2C mode) and the UiMR register's SMD2 to SMD0 bits = '0002' (serial I/O disabled).

The UiSMR3 register's DL2 to DL0 bits allow to add no delays or a delay of 2 to 8 UiBRG count source clock cycles to SDAi output.

Setting the UiSMR2 register's SDHI bit = 1 (SDA output disabled) forcibly places the SDAi pin in the high-impedance state. Do not write to the SDHI bit synchronously with the rising edge of the UARTi transfer clock. This is because the ABT bit may inadvertently be set to "1" (detected).

SDA Input

When the IICM2 bit = 0, the 1st to 8th bits (D7 to D0) of received data are stored in the UiRB register bit 7 to bit 0. The 9th bit (D8) is ACK or NACK.

When the IICM2 bit = 1, the 1st to 7th bits (D7 to D1) of received data are stored in the UiRB register bit 6 to bit 0 and the 8th bit (D0) is stored in the UiRB register bit 8. Even when the IICM2 bit = 1, providing the CKPH bit = 1, the same data as when the IICM2 bit = 0 can be read out by reading the UiRB register after the rising edge of the corresponding clock pulse of 9th bit.



• ACK and NACK

If the STSPSEL bit in the UiSMR4 register is set to "0" (start and stop conditions not generated) and the ACKC bit in the UiSMR4 register is se to "1" (ACK data output), the value of the ACKD bit in the UiSMR4 register is output from the SDAi pin.

If the IICM2 bit = 0, a NACK interrupt request is generated if the SDAi pin remains high at the rising edge of the 9th bit of transmit clock pulse. An ACK interrupt request is generated if the SDAi pin is low at the rising edge of the 9th bit of transmit clock pulse.

If ACKi is selected for the cause of DMA1 request, a DMA transfer can be activated by detection of an acknowledge.

• Initialization of Transmission/Reception

If a start condition is detected while the STAC bit = 1 (UARTi initialization enabled), the serial I/O operates as described below.

- The transmit shift register is initialized, and the content of the UiTB register is transferred to the transmit shift register. In this way, the serial I/O starts sending data synchronously with the next clock pulse applied. However, the UARTi output value does not change state and remains the same as when a start condition was detected until the first bit of data is output synchronously with the input clock.
- The receive shift register is initialized, and the serial I/O starts receiving data synchronously with the next clock pulse applied.
- The SWC bit is set to "1" (SCL wait output enabled). Consequently, the SCLi pin is pulled low at the falling edge of the ninth clock pulse.

Note that when UARTi transmission/reception is started using this function, the TI does not change state. Note also that when using this function, the selected transfer clock should be an external clock.


Special Mode 2

Multiple slaves can be serially communicated from one master. Transfer clock polarity and phase are selectable. Table 1.20.6 lists the specifications of Special Mode 2. Table 1.20.7 lists the registers used in Special Mode 2 and the register values set. Figure 1.20.5 shows communication control example for Special Mode 2.

Item	Specification
Transfer data format	Transfer data length: 8 bits
Transfer clock	Master mode
	UiMR(i=0 to 2) register's CKDIR bit = "0" (internal clock) : fj/ 2(n+1)
	fj = f1SIO, f2SIO, f8SIO, f32SIO. n: Setting value of UiBRG register 0016 to FF16
	Slave mode
	CKDIR bit = "1" (external clock selected) : Input from CLKi pin
Transmit/receive control	Controlled by input/output ports
Transmission start condition	Before transmission can start, the following requirements must be met (Note 1)
	 The TE bit of UiC1 register= 1 (transmission enabled)
	 The TI bit of UiC1 register = 0 (data present in UiTB register)
Reception start condition	Before reception can start, the following requirements must be met (Note 1)
	 The RE bit of UiC1 register= 1 (reception enabled)
	 The TE bit of UiC1 register= 1 (transmission enabled)
	 The TI bit of UiC1 register= 0 (data present in the UiTB register)
Interrupt request	 For transmission, one of the following conditions can be selected
generation timing	 The UiIRS bit of UiC1 register = 0 (transmit buffer empty): when transferring data
	from the UiTB register to the UARTi transmit register (at start of transmission)
	- The UiIRS bit =1 (transfer completed): when the serial I/O finished sending data from
	the UARTi transmit register
	For reception
	When transferring data from the UARTi receive register to the UiRB register (at
	completion of reception)
Error detection	Overrun error (Note 2)
	This error occurs if the serial I/O started receiving the next data before reading the
	UiRB register and received the 7th bit of the next data
Select function	Clock phase setting
	Selectable from four combinations of transfer clock polarities and phases

Table 1.20.6. Special Mode 2 Specifications

Note 1: When an external clock is selected, the conditions must be met while if the UiC0 register's CKPOL bit = "0" (transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock), the external clock is in the high state; if the UiC0 register's CKPOL bit = "1" (transmit data output at the rising edge and the receive data taken in at the falling edge of the transfer clock), the external clock is in the high state; if the JiC0 register's CKPOL bit = "1" (transmit data output at the rising edge and the receive data taken in at the falling edge of the transfer clock), the external clock is in the low state.

Note 2: If an overrun error occurs, the value of UiRB register will be indeterminate. The IR bit of SiRIC register does not change.





Figure 1.20.5. Serial Bus Communication Control Example (UART2)



Register	Bit	Function
UiTB(Note3)	0 to 7	Set transmission data
UiRB(Note3)	0 to 7	Reception data can be read
	OER	Overrun error flag
UiBRG	0 to 7	Set a transfer rate
UiMR(Note3)	SMD2 to SMD0	Set to '0012'
	CKDIR	Set this bit to "0" for master mode or "1" for slave mode
	IOPOL	Set to "0"
UiC0	CLK1, CLK0	Select the count source for the UiBRG register
	CRS	Invalid because CRD = 1
	TXEPT	Transmit register empty flag
	CRD	Set to "1"
	NCH	Select TxDi pin output format(Note 2)
	CKPOL	Clock phases can be set in combination with the UiSMR3 register's CKPH bit
	UFORM	Set to "0"
UiC1	TE	Set this bit to "1" to enable transmission
	TI	Transmit buffer empty flag
	RE	Set this bit to "1" to enable reception
	RI	Reception complete flag
	U2IRS (Note 1)	Select UART2 transmit interrupt cause
	U2RRM(Note 1),	Set to "0"
	U2LCH, UIERE	
UiSMR	0 to 7	Set to "0"
UiSMR2	0 to 7	Set to "0"
UiSMR3	СКРН	Clock phases can be set in combination with the UiC0 register's CKPOL bit
	NODC	Set to "0"
	0, 2, 4 to 7	Set to "0"
UiSMR4	0 to 7	Set to "0"
UCON	U0IRS, U1IRS	Select UART0 and UART1 transmit interrupt cause
	U0RRM, U1RRM	Set to "0"
	CLKMD0	Invalid because CLKMD1 = 0
	CLKMD1, RCSP, 7	Set to "0"

Table 1, 20, 7,	Registers to	Be Used and	Settings in	Special Mode 2
	itegisters to		ocungo m	opcolal mode L

Note 1: Set the U0C0 and U1C1 register bit 4 and bit 5 to "0". The U0IRS, U1IRS, U0RRM and U1RRM bits are in the UCON register.

Note 2: TxD2 pin is N channel open-drain output. Set the U2C0 register's NCH bit to "0".

Note 3: Not all register bits are described above. Set those bits to "0" when writing to the registers in Special Mode 2.

i = 0 to 2



Clock Phase Setting Function

One of four combinations of transfer clock phases and polarities can be selected using the UiSMR3 register's CKPH bit and the UiC0 register's CKPOL bit.

Make sure the transfer clock polarity and phase are the same for the master and salves to be communicated.

(a) Master (Internal Clock)

Figure 1.20.6 shows the transmission and reception timing in master (internal clock).

(b) Slave (External Clock)

Figure 1.20.7 shows the transmission and reception timing (CKPH=0) in slave (external clock) while Figure 1.20.8 shows the transmission and reception timing (CKPH=1) in slave (external clock).

Clock output "I (CKPOL=0, CKPH=0)	H"								
Clock output " (CKPOL=1, CKPH=0) "	'H"								1
Clock output " (CKPOL=0, CKPH=1) "	'H" 'L"								
Clock output " (CKPOL=1, CKPH=1) "	'H"								
Data output tinning	"H"		D1 X	D2	D3	D4	D5	D6	D7
Data input timing		1	1	1	1	1	1	1	↑

Figure 1.20.6. Transmission and Reception Timing in Master Mode (Internal Clock)





Figure 1.20.7. Transmission and Reception Timing (CKPH=0) in Slave Mode (External Clock)



Figure 1.20.8. Transmission and Reception Timing (CKPH=1) in Slave Mode (External Clock)



Special Mode 3 (IE mode)

In this mode, one bit of IEBus is approximated with one byte of UART mode waveform.

Table 1.20.8 lists the registers used in IE mode and the register values set. Figure 1.20.9 shows the functions of bus collision detect function related bits.

If the TxDi pin (i = 0 to 2) output level and RxDi pin input level do not match, a UARTi bus collision detect interrupt request is generated.

Use the IFSR2A register's IFSR26 and IFSR27 bits to enable the UART0/UART1 bus collision detect function.

Register	Bit	Function
UiTB	0 to 8	Set transmission data
UiRB(Note3)	0 to 8	Reception data can be read
	OER,FER,PER,SUM	Error flag
UiBRG	0 to 7	Set a transfer rate
UiMR	SMD2 to SMD0	Set to '1102'
Ť	CKDIR	Select the internal clock or external clock
İ	STPS	Set to "0"
Ī	PRY	Invalid because PRYE=0
Ī	PRYE	Set to "0"
	IOPOL	Select the TxD/RxD input/output polarity
UiC0	CLK1, CLK0	Select the count source for the UiBRG register
	CRS	Invalid because CRD=1
	TXEPT	Transmit register empty flag
	CRD	Set to "1"
	NCH	Select TxDi pin output mode (Note 2)
	CKPOL	Set to "0"
	UFORM	Set to "0"
UiC1	TE	Set this bit to "1" to enable transmission
	TI	Transmit buffer empty flag
	RE	Set this bit to "1" to enable reception
	RI	Reception complete flag
	U2IRS (Note 1)	Select the source of UART2 transmit interrupt
	UiRRM (Note 1),	Set to "0"
	UiLCH, UIERE	
UiSMR	0 to 3, 7	Set to "0"
	ABSCS	Select the sampling timing at which to detect a bus collision
	ACSE	Set this bit to "1" to use the auto clear function of transmit enable bit
	SSS	Select the transmit start condition
UiSMR2	0 to 7	Set to "0"
UiSMR3	0 to 7	Set to "0"
UiSMR4	0 to 7	Set to "0"
IFSR2A	IFSR26, IFSR27	Set to "1"
UCON	U0IRS, U1IRS	Select the source of UART0/UART1 transmit interrupt
Ī	U0RRM, U1RRM	Set to "0"
	CLKMD0	Invalid because CLKMD1 = 0
	CLKMD1,RCSP,7	Set to "0"

Table 1. 20. 8. Registers to Be Used and Settings in IE Mode

Note 1: Set the U0C0 and U1C1 registers bit 4 and bit 5 to "0". The U0IRS, U1IRS, U0RRM and U1RRM bits are in the UCON register.

Note 2: TxD2 pin is N channel open-drain output. Set the U2C0 register's NCH bit to "0".

Note 3: Not all register bits are described above. Set those bits to "0" when writing to the registers in IE mode. i = 0 to 2



	If ABSCS=0, bus collision is determined at the rising edge of the transfer clock
Transfer clock	
TxDi	
RxDi	Input to TAjiN
Timer Aj	If ABSCS=1, bus collision is determined when timer
Timer Aj: timer A3 whe	Aj (one-shot timer mode) underflows. en UART0; timer A4 when UART1; timer A0 when UART2
(2) UiSMR register	r ACSE bit (auto clear of transmit enable bit)
Transfer clock	ST D0 D1 D2 D3 D4 D5 D6 D7 D8 SP
TxDi	
RxDi	
UiBCNIC register IR bit (Note)	If ACSE bit = 1 (automatically clear when bus collision occurs the TE bit is cleared to "0"
UiC1 register TE bit	(transmission disabled) when the UiBCNIC register's IR bit = (unmatching detected).
Note: BCNIC register w	/hen UART2.
If SSS bit = 0, the s	r SSS bit (Transmit start condition select) serial I/O starts sending data one transfer clock cycle after the transmission enable condition is met.
Transfer clock	LÌ br>ST DO DI D2 D3 D4 D5 D6 D7 D8 SP
TxDi	
Transm	nission enable condition is met
If SSS bit = 1, the	serial I/O starts sending data at the rising edge (Note 1) of RxDi
CLKi	ST D0 D1 D2 D3 D4 D5 D6 D7 D8 SP
TxDi	(Note 2)
RxDi	

Figure 1.20.9. Bus Collision Detect Function-Related Bits



Special Mode 4 (SIM Mode) (UART2)

Based on UART mode, this is an SIM interface compatible mode. Direct and inverse formats can be implemented, and this mode allows to output a low from the TxD2 pin when a parity error is detected. Tables 1.20.9 lists the specifications of SIM mode. Table 1.20.10 lists the registers used in the SIM mode and the register values set.

Item	Specification
Transfer data format	Direct format
	Inverse format
Transfer clock	• U2MR register's CKDIR bit = "0" (internal clock) : fi/ 16(n+1)
	fi = f1SIO, f2SIO, f8SIO, f32SIO. n: Setting value of U2BRG register 0016 to FF16
	• CKDIR bit = "1" (external clock) : fEXT/16(n+1)
	fEXT: Input from CLK2 pin. n: Setting value of U2BRG register 0016 to FF16
Transmission start condition	 Before transmission can start, the following requirements must be met
	 The TE bit of U2C1 register= 1 (transmission enabled)
	 The TI bit of U2C1 register = 0 (data present in U2TB register)
Reception start condition	Before reception can start, the following requirements must be met
	 The RE bit of U2C1 register= 1 (reception enabled)
	- Start bit detection
Interrupt request	For transmission
generation timing	When the serial I/O finished sending data from the U2TB transfer register (U2IRS bit =1)
(Note 2)	For reception
	When transferring data from the UART2 receive register to the U2RB register (at
	completion of reception)
Error detection	Overrun error (Note 1)
	This error occurs if the serial I/O started receiving the next data before reading the
	U2RB register and received the bit one before the last stop bit of the next data
	Framing error
	This error occurs when the number of stop bits set is not detected
	Parity error
	During reception, if a parity error is detected, parity error signal is output from the
	TxD2 pin.
	During transmission, a parity error is detected by the level of input to the RxD2 pin
	when a transmission interrupt occurs
	• Error sum flag
	This flag is set (= 1) when any of the overrun, framing, and parity errors is encountered

Note 1: If an overrun error occurs, the value of U2RB register will be indeterminate. The IR bit of S2RIC register does not change.

Note 2: A transmit interrupt request is generated by setting the U2C1 register U2IRS bit to "1" (transmission complete) and U2ERE bit to "1" (error signal output) after reset. Therefore, when using SIM mode, be sure to clear the IR bit to "0" (no interrupt request) after setting these bits.



Register	Bit	Function
U2TB(Note)	0 to 7	Set transmission data
U2RB(Note)	0 to 7	Reception data can be read
	OER,FER,PER,SUM	•
U2BRG	0 to 7	Set a transfer rate
U2MR	SMD2 to SMD0	Set to '1012'
	CKDIR	Select the internal clock or external clock
	STPS	Set to "0"
	PRY	Set this bit to "1" for direct format or "0" for inverse format
	PRYE	Set to "1"
	IOPOL	Set to "0"
U2C0	CLK1, CLK0	Select the count source for the U2BRG register
	CRS	Invalid because CRD=1
Γ	TXEPT	Transmit register empty flag
	CRD	Set to "1"
Γ	NCH	Set to "0"
Γ	CKPOL	Set to "0"
	UFORM	Set this bit to "0" for direct format or "1" for inverse format
U2C1	TE	Set this bit to "1" to enable transmission
	ТІ	Transmit buffer empty flag
	RE	Set this bit to "1" to enable reception
Γ	RI	Reception complete flag
Γ	U2IRS	Set to "1"
Γ	U2RRM	Set to "0"
Γ	U2LCH	Set this bit to "0" for direct format or "1" for inverse format
	U2ERE	Set to "1"
U2SMR(Note)	0 to 3	Set to "0"
U2SMR2	0 to 7	Set to "0"
U2SMR3	0 to 7	Set to "0"
U2SMR4	0 to 7	Set to "0"

Table 1. 20. 10. Registers to Be Used and Settings in SIM Mode

Note: Not all register bits are described above. Set those bits to "0" when writing to the registers in SIM mode.





Figure 1.20.10. Transmit and Receive Timing in SIM Mode



Figure 1.20.11 shows the example of connecting the SIM interface. Connect TxD2 and RxD2 and apply pull-up.



Figure 1.20.11. SIM Interface Connection

(a) Parity Error Signal Output

The parity error signal is enabled by setting the U2C1 register's U2ERE bit to "1".

• When receiving

The parity error signal is output when a parity error is detected while receiving data. This is achieved by pulling the TxD2 output low with the timing shown in Figure 1.20.12. If the R2RB register is read while outputting a parity error signal, the PER bit is cleared to "0" and at the same time the TxD2 output is returned high.

• When transmitting

A transmission-finished interrupt request is generated at the falling edge of the transfer clock pulse that immediately follows the stop bit. Therefore, whether a parity signal has been returned can be determined by reading the port that shares the RxD2 pin in a transmission-finished interrupt service routine.







(b) Format

• Direct Format

Set the U2MR register's PRY bit to "1", U2C0 register's UFORM bit to "0" and U2C1 register's U2LCH bit to "0".

Inverse Format

Set the PRY bit to "0", UFORM bit to "1" and U2LCH bit to "1".

Figure 1.20.13 shows the SIM interface format.



Figure 1.20.13. SIM Interface Format



SI/O3 and SI/O4

SI/O3 and SI/O4 are exclusive clock-synchronous serial I/Os.

Figure 1.21.1 shows the block diagram of SI/O3 and SI/O4, and Figure 1.21.2 shows the SI/O3 and SI/O4-related registers.

Table 1.21.1 shows the specifications of SI/O3 and SI/O4.



Figure 1.21.1. SI/O3 and SI/O4 Block Diagram



]	Symbol Address S3C 036216 S4C 036616	After reset 010000016 010000016		
	Bit symbol	Bit name	Des	cription	RW
	SMi0	Internal synchronous clock select bit	b1 b0 0 0 : Selecting f1SIO or 0 1 : Selecting f8SIO	f2510	RW
	SMi1		1 0 : Selecting f32SIO 1 1 : Must not be set.		RW
	SMi2	Sou⊤i output disable bit (Note 4)	0 : Souтi output 1 : Souтi output disable	e(high impedance)	RW
	SMi3	S I/Oi port select bit	0 : Input/output port 1 : Sou⊤i output, CLKi f	function	RW
	SMi4	CLK polarity select bit	 0 : Transmit data is outputransfer clock and records rising edge 1 : Transmit data is outputransfer clock and records falling edge 	eive data is input at It at rising edge of	RW
	SMi5	Transfer direction select bit	0 : LSB first 1 : MSB first		RW
	SMi6	Synchronous clock select bit	0 : External clock (Note 1 : Internal clock (Note		RW
	SMi7	Souti initial value	Effective when SMi3 =	0	
(write enable). Note 2: Set the SMi3 bit to Note 3: Set the SMi3 bit to	ister is wri "1" and th "1" (Sout		ion bit to "0" (input mode	e).	
(write enable). Note 2: Set the SMi3 bit to Note 3: Set the SMi3 bit to Note 4: When the SMi2 bit pin is being used.	ister is wri "1" and th "1" (Souт is set to "	itten to by the next instruction the corresponding port direct i output, CLKi function). 1", the target pin goes to a l 3, 4) (Notes 1, 2)	1 : "H" output on after setting the PRCF ion bit to "0" (input mode high-impedance state reg	e). gardless of which function	1"
(write enable). Note 2: Set the SMi3 bit to Note 3: Set the SMi3 bit to Note 4: When the SMi2 bit pin is being used.	ister is wri "1" and th "1" (Sout is set to " tor (i = 3	itten to by the next instruction te corresponding port direct i output, CLKi function). 1", the target pin goes to a l 3, 4) (Notes 1, 2) Symbol Art S3BRG 0	1 : "H" output on after setting the PRCF ion bit to "0" (input mode	e). gardless of which function reset minate	1"
(write enable). Note 2: Set the SMi3 bit to Note 3: Set the SMi3 bit to Note 4: When the SMi2 bit pin is being used.	ister is wri "1" and th "1" (Sout is set to " tor (i = 3	itten to by the next instruction te corresponding port direct i output, CLKi function). 1", the target pin goes to a l 3, 4) (Notes 1, 2) Symbol Art S3BRG 0	1 : "H" output on after setting the PRCF ion bit to "0" (input mode high-impedance state reg ddress After i36316 Indeter	e). gardless of which function reset minate	1"
(write enable). Note 2: Set the SMi3 bit to Note 3: Set the SMi3 bit to Note 4: When the SMi2 bit pin is being used.	ister is wri "1" and th "1" (Sout is set to " tor (i = 3	itten to by the next instruction is corresponding port direct i output, CLKi function). 1", the target pin goes to a l 3, 4) (Notes 1, 2) Symbol Art S3BRG 0 S4BRG 0 Description g that set value = n, BRG i c	1 : "H" output on after setting the PRCF ion bit to "0" (input mode high-impedance state reg ddress After i36316 Indeter i36716 Indeter	e). gardless of which function reset minate minate	on of th
(write enable). Note 2: Set the SMi3 bit to Note 3: Set the SMi3 bit to Note 4: When the SMi2 bit pin is being used. SI/Oi bit rate generat b0	ister is wri "1" and th "1" (Sour is set to " tor (i = 3 Assumin source b er while se	itten to by the next instruction the corresponding port direct i output, CLKi function). 1", the target pin goes to a l 3, 4) (Notes 1, 2) Symbol At S3BRG 00 S4BRG 00 Description g that set value = n, BRGi of y n + 1 erial I/O is neither transmitting	1 : "H" output on after setting the PRCF ion bit to "0" (input mode high-impedance state reg ddress After I36316 Indetern I36716 Indetern divides the count Indetern	e). gardless of which function reset minate Minate Setting range	on of th
(write enable). Note 2: Set the SMi3 bit to Note 3: Set the SMi3 bit to Note 4: When the SMi2 bit pin is being used. SI/Oi bit rate generat bit rate generat bit rate generat control bit control bit contro	ister is wri "1" and th "1" (Sour is set to " tor (i = 3 Assumin source b er while se on to write	itten to by the next instruction the corresponding port direct i output, CLKi function). 1", the target pin goes to a l 3, 4) (Notes 1, 2) Symbol At S3BRG 00 S4BRG 00 Description g that set value = n, BRGi of y n + 1 erial I/O is neither transmitting	1 : "H" output on after setting the PRCF ion bit to "0" (input mode high-impedance state reg ddress After 36316 Indeter 36716 Indeter divides the count Indeter	e). gardless of which function reset minate Minate Setting range	on of th
(write enable). Note 2: Set the SMi3 bit to Note 3: Set the SMi3 bit to Note 4: When the SMi2 bit pin is being used. SI/Oi bit rate generat bit rate generat bit rate generat control bit control bit contro	ister is wri "1" and th "1" (Sour is set to " tor (i = 3 Assumin source b er while se on to write e regist	itten to by the next instruction is corresponding port direct i output, CLKi function). 1", the target pin goes to a l 3, 4) (Notes 1, 2) Symbol At S3BRG 0 Description g that set value = n, BRGi of y n + 1 erial I/O is neither transmitting to this register. er (i = 3, 4) (Note 1, Symbol A S3TRR 0	1 : "H" output on after setting the PRCF ion bit to "0" (input mode high-impedance state reg ddress After i36316 Indeten i36716 Indeten divides the count Indeten ddress After i36716 Indeten ddress After ia6716 Indeten ddress After indeten After indeten Indeten indeten Indeten indeten After indeten Indeten indeten Indeten indeten Indeten	e). gardless of which function reset minate Setting range 0016 to FF16	on of th
(write enable). Note 2: Set the SMi3 bit to Note 3: Set the SMi3 bit to Note 4: When the SMi2 bit pin is being used. SI/Oi bit rate generat bit rate generat bit rate generat contect bit rate generat bit contect bit contect bit bit bit bit bit bit contect bit bit bit bit bit bit bit bit bit bi	ister is wri "1" and th "1" (Sour is set to " tor (i = 3 Assumin source b er while se on to write e regist	itten to by the next instruction is corresponding port direct i output, CLKi function). 1", the target pin goes to a l 3, 4) (Notes 1, 2) Symbol Ad S3BRG 00 Description g that set value = n, BRGi of y n + 1 erial I/O is neither transmitting to this register. er (i = 3, 4) (Note 1, Symbol A S3TRR 0	1 : "H" output on after setting the PRCF ion bit to "0" (input mode high-impedance state reg ddress After 136316 Indeten 136716 Indeten divides the count Indeten ddress After 136716 Indeten ddress After 136616 Indeten 100 Indeten 101 Indeten 102 Indeten 103 Indeten	e). gardless of which function reset minate Setting range 0016 to FF16	RW WO
(write enable). Note 2: Set the SMi3 bit to Note 3: Set the SMi3 bit to Note 4: When the SMi2 bit pin is being used. SI/Oi bit rate generat bit rate generat bit rate generat comparison of the set of	ister is wri "1" and th "1" (Sour is set to " tor (i = 3 Assumin source b er while se on to write e regist	itten to by the next instruction is corresponding port direct i output, CLKi function). 1", the target pin goes to a l 3, 4) (Notes 1, 2) Symbol At S3BRG 0 Description g that set value = n, BRGi of y n + 1 erial I/O is neither transmitting to this register. er (i = 3, 4) (Note 1, Symbol A S3TRR 0	1 : "H" output on after setting the PRCF ion bit to "0" (input mode high-impedance state reg ddress After i36316 Indeten i36716 Indeten divides the count Indeten ddress After i36716 Indeten ddress After i36716 Indeten ddress After indetess After indetess After i036016 Indeten 036016 Indeten ining transmit data to this	e), gardless of which function reset minate Setting range 0016 to FF16 reset rminate minate s register. After	on of th



Item	Specification
Transfer data format	Transfer data length: 8 bits
Transfer clock	• SiC (i=3, 4) register's SMi6 bit = "1" (internal clock) : fj/ 2(n+1)
	fj = f1SIO, f8SIO, f32SIO. n=Setting value of SiBRG register 0016 to FF16.
	• SMi6 bit = "0" (external clock) : Input from CLKi pin (Note 1)
Transmission/reception	Before transmission/reception can start, the following requirements must be met
start condition	Write transmit data to the SiTRR register (Notes 2, 3)
Interrupt request	• When SiC register's SMi4 bit = 0
generation timing	The rising edge of the last transfer clock pulse (Note 4)
	• When SMi4 = 1
	The falling edge of the last transfer clock pulse (Note 4)
CLKi pin fucntion	I/O port, transfer clock input, transfer clock output
SOUTI pin function	I/O port, transmit data output, high-impedance
SINi pin function	I/O port, receive data input
Select function	LSB first or MSB first selection
	Whether to start sending/receiving data beginning with bit 0 or beginning with bit 7
	can be selected
	 Function for setting an SOUTi initial value set function
	When the SiC register's SMi6 bit = 0 (external clock), the SOUTI pin output level while
	not tranmitting can be selected.
	CLK polarity selection
	Whether transmit data is output/input timing at the rising edge or falling edge of
	transfer clock can be selected.

Table 1.21.1. SI/O3 and SI/O4 Specifications

Note 1: To set the SiC register's SMi6 bit to "0" (external clock), follow the procedure described below.

• If the SiC register's SMi4 bit = 0, write transmit data to the SiTRR register while input on the CLKi pin is high. The same applies when rewriting the SiC register's SMi7 bit.

• If the SMi4 bit = 1, write transmit data to the SiTRR register while input on the CLKi pin is low. The same applies when rewriting the SMi7 bit.

• Because shift operation continues as long as the transfer clock is supplied to the SI/Oi circuit, stop the transfer clock after supplying eight pulses. If the SMi6 bit = 1 (internal clock), the transfer clock automatically stops.

- Note 2: Unlike UART0 to UART2, SI/Oi (i = 3 to 4) is not separated between the transfer register and buffer. Therefore, do not write the next transmit data to the SiTRR register during transmission.
- Note 3: When the SiC register's SMi6 bit = 1 (internal clock), SOUTi retains the last data for a 1/2 transfer clock period after completion of transfer and, thereafter, goes to a high-impedance state. However, if transmit data is written to the SiTRR register during this period, SOUTi immediately goes to a high-impedance state, with the data hold time thereby reduced.
- Note 4: When the SiC register's SMi6 bit = 1 (internal clock), the transfer clock stops in the high state if the SMi4 bit = 0, or stops in the low state if the SMi4 bit = 1.



(a) SI/Oi Operation Timing

Figure 1.21.3 shows the SI/Oi operation timing



Figure 1.21.3. SI/Oi Operation Timing

(b) CLK Polarity Selection

The SiC register's SMi4 bit allows selection of the polarity of the transfer clock. Figure 1.21.4 shows the polarity of the transfer clock.

CLKi	(Note 2)	
SINi	D0 × D1 × D2 × D3 × D4 × D5 × D6 × D7	
Souti	1×10^{4} D1 1×10^{2} D3 1×10^{4} D5 1×10^{6} D7	
(2) When	SiC register's SMi4 bit = "1"	
CLKi	(Note 3)	
SINi	D0 × D1 × D2 × D3 × D4 × D5 × D6 × D7	
SOUTi	$1 \times 10^{\circ}$ D1 $1 \times 10^{\circ}$ D3 $1 \times 10^{\circ}$ D4 $1 \times 10^{\circ}$ D6 $1 \times 10^{\circ}$ D7	
i=3 and 4		
Note 1: Thi	s diagram applies to the case where the SiC register bits are set as follows:	
Note 2: Wh	li5=0 (LSB first) and SMi6=1 (internal clock) ien the SMi6 bit=1 (internal clock), a high level is output from the CLKi	
	if not transferring data. Then the SMi6 bit=1 (internal clock), a low level is output from the CLKi if not transferring data.	

Figure 1.21.4. Polarity of Transfer Clock



(c) Functions for Setting an Souti Initial Value

If the SiC register's SMi6 bit = 0 (external clock), the SOUTi pin output can be fixed high or low when not transferring. Figure 1.21.5 shows the timing chart for setting an SOUTi initial value and how to set it.



Figure 1.21.5. SOUTI's Initial Value Setting



A-D Converter

The microcomputer contains one A-D converter circuit based on 10-bit successive approximation method configured with a capacitive-coupling amplifier. The analog inputs share the pins with P100 to P107, P95, P96, P00 to P07, and P20 to P27. Similarly, $\overline{\text{ADTRG}}$ input shares the pin with P97. Therefore, when using these inputs, make sure the corresponding port direction bits are set to "0" (= input mode).

When not using the A-D converter, set the VCUT bit to "0" (= Vref unconnected), so that no current will flow from the VREF pin into the resistor ladder, helping to reduce the power consumption of the chip.

The A-D conversion result is stored in the ADi register bits for ANi, AN0i, and AN2i pins (i = 0 to 7). Table 1.22.1 shows the performance of the A-D converter. Figure 1.22.1 shows the block diagram of the A-D converter, and Figures 1.22.2 and 1.22.3 show the A-D converter-related registers.

Item	Performance
Method of A-D conversion	Successive approximation (capacitive coupling amplifier)
Analog input voltage (Note 1)	0V to AVcc (Vcc1)
Operating clock ϕ AD (Note 2)	fAD/divide-by-2 of fAD/divide-by-3 of fAD/divide-by-4 of fAD/divide-by-6 of
	fAD/divide-by-12 of fAD
Resolution	8-bit or 10-bit (selectable)
Integral nonlinearity error	When AVCC = VREF = 5V
	With 8-bit resolution: ±2LSB
	With 10-bit resolution
	- ANo to AN7 input : ±3LSB
	- ANoo to AN07 input and AN20 to AN27 input : ±7LSB
	- ANEX0 and ANEX1 input (including mode in which external operation
	amp is connected) : ±7LSB
	When AVCC = VREF = 3.3V
	With 8-bit resolution: ±2LSB
	With 10-bit resolution
	- ANo to AN7 input : ±5LSB
	- AN00 to AN07 input and AN20 to AN27 input : ±7LSB
	- ANEX0 and ANEX1 input (including mode in which external operation
	amp is connected) : ±7LSB
Operating modes	One-shot mode, repeat mode, single sweep mode, repeat sweep mode 0,
	and repeat sweep mode 1
Analog input pins	8 pins (ANo to AN7) + 2 pins (ANEX0 and ANEX1) + 8 pins (ANoo to ANo7)
	+ 8 pins (AN20 to AN27)
A-D conversion start condition	Software trigger
	The ADCON0 register's ADST bit is set to "1" (A-D conversion starts)
	External trigger (retriggerable)
	Input on the ADTRG pin changes state from high to low after the ADST bit is
	set to "1" (A-D conversion starts)
Conversion speed per pin	Without sample and hold function
	8-bit resolution: 49 (AD cycles, 10-bit resolution: 59 (AD cycles
	With sample and hold function
	8-bit resolution: 28 (AD cycles, 10-bit resolution: 33 (AD cycles
lote 1: Does not depend on	use of sample and hold function.

Table 1.22.1. Performance of A-D Converter

Note 1. Does not depend on use of sample and hold function.

Note 2: Operation clock frequency (ϕ AD frequency) must be 10 MHz or less.

A case without sample and hold function turn (ϕ AD frequency) into 250kHz or more .

A case with the sample and hold function turn (ϕ AD frequency) into 1MHz or more.

Note 3: If VCC2 < VCC1, do not use AN00 to AN07 and AN20 to AN27 as analog input pins.



A-D Converter



Figure 1.22.1. A-D Converter Block Diagram



57 b6 b	b5 b4	b3 b2	b1	ь0	Symbol ADCON	Address 0 03D616	After reset 00000XXX2	
				ļ	Bit symbol	Bit name	Function	R۷
					CH0	Analog input pin select bit	Function varies with each operation mode	R٧
					CH1			RW
		1			CH2			RV
					MD0	A-D operation mode select bit 0	0 0 : One-shot mode 0 1 : Repeat mode	RW
					MD1		1 0 : Single sweep mode 1 1 : Repeat sweep mode 0 or Repeat sweep mode 1	RW
	l			[TRG	Trigger select bit	0 : <u>Softwa</u> re trigger 1 : ADTRG trigger	RW
 					ADST	A-D conversion start flag	0 : A-D conversion disabled 1 : A-D conversion started	RW
i					CKS0	Frequency select bit 0	See Note 3 for the ADCON2 register	RW
	ontro	bl reg		er 1 ьо	(Note 1) Symbol ADCON		After reset 0016	
		-		er 1 	Symbol ADCON	1 03D716		RW
		-		• Pr 1	Symbol		0016	
		-		er 1 	Symbol ADCON Bit symbol	1 03D716 Bit name	0016 Function	RW
		-		er 1 	Symbol ADCON Bit symbol SCAN0	1 03D716 Bit name	0016 Function	RW
		-		er 1 	Symbol ADCON Bit symbol SCAN0 SCAN1	1 03D716 Bit name A-D sweep pin select bit	0016 Function Function varies with each operation mode 0 : Any mode other than repeat sweep mode 1	RW
		-		er 1	Symbol ADCON Bit symbol SCAN0 SCAN1 MD2	1 03D716 Bit name A-D sweep pin select bit A-D operation mode select bit 1	0016 Function Function varies with each operation mode 0 : Any mode other than repeat sweep mode 1 1 : Repeat sweep mode 1 0 : 8-bit mode	RW RW RW
		-		er 1	Symbol ADCON Bit symbol SCAN0 SCAN1 MD2 BITS	1 03D716 Bit name A-D sweep pin select bit A-D operation mode select bit 1 8/10-bit mode select bit	0016 Function Function varies with each operation mode 0: Any mode other than repeat sweep mode 1 1: Repeat sweep mode 1 0: 8-bit mode 1: 10-bit mode	RW RW RW RW
		-		er 1	Symbol ADCON Bit symbol SCAN0 SCAN1 SCAN1 MD2 BITS CKS1	1 03D716 Bit name A-D sweep pin select bit A-D operation mode select bit 1 8/10-bit mode select bit Frequency select bit 1	O016 Function Function varies with each operation mode Function varies with each operation mode 0 : Any mode other than repeat sweep mode 1 1 : Repeat sweep mode 1 0 : 8-bit mode 1 : 10-bit mode See Note 3 for the ADCON2 register 0 : Vref not connected	RW RW RW RW RW









(1) One-shot Mode

In this mode, the input voltage on one selected pin is A-D converted once. Table 1.22.2 shows the specifications of one-shot mode. Figure 1.22.4 shows the ADCON0 to ADCON1 registers in one-shot mode.

Table 1.22.2. One-shot Mode Specifications

Item	Specification
Function	The input voltage on one pin selected by the ADCON0 register's CH2 to CH0
	bits and ADCON2 register's ADGSEL1 to ADGSEL0 bits or the ADCON1
	register's OPA1 to OPA0 bits is A-D converted once.
A-D conversion start condition	 When the ADCON0 register's TRG bit is "0" (software trigger)
	The ADCON0 register's ADST bit is set to "1" (A-D conversion starts)
	 When the TRG bit is "1" (ADTRG trigger)
	Input on the $\overline{\text{ADTRG}}$ pin changes state from high to low after the ADST bit is
	set to "1" (A-D conversion starts)
A-D conversion stop condition	• Completion of A-D conversion (If a software trigger is selected, the ADST bit
	is cleared to "0" (A-D conversion halted).)
	Set the ADST bit to "0"
Interrupt request generation timing	Completion of A-D conversion
Analog input pin (Note)	Select one pin from ANo to AN7, AN00 to AN07, AN20 to AN27, ANEX0 to ANEX1
Reading of result of A-D converter	Read one of the AD0 to AD7 registers that corresponds to the selected pin
Nute If Vees Vess de s	at use ANes. ANes and ANes. ANes as appled input pipe

Note: If VCC2 < VCC1, do not use AN00–AN07 and AN20–AN27 as analog input pins.



	b4 b3 b 0 0	b2 b1 b0	Symbol ADCON		After reset 00000XXX2	
			Bit symbol	Bit name	Function	RW
			CH0	Analog input pin select bit	^{b2 b1 b0} 0 0 0 : AN0 is selected 0 0 1 : AN1 is selected	RW
			CH1		0 1 0 : AN2 is selected 0 1 1 : AN3 is selected 1 0 0 : AN4 is selected	RW
			CH2		1 0 1 : AN5 is selected 1 1 0 : AN6 is selected (Note 2) 1 1 1 : AN7 is selected (Note 3)	RW
	ļ l		MD0	A-D operation mode	0 0 : One-shot mode (Note 3)	RW
	!		MD1	select bit 0 Trigger select bit	0 : Software trigger	RW
· · · ·			TRG		1 : ADTRG trigger	RW
i			ADST	A-D conversion start flag	0 : A-D conversion disabled 1 : A-D conversion started	RW
			CKS0	Frequency select bit 0	See Note 3 for the ADCON2 register	RW
AN Note 3: Af A-D cont	N20 to Al fter rewr trol reg	N ₂₇ as ar iting the gister ´	nalog input pins MD1 to MD0 b I (Note)	s. its, set the CH2 to CH0 bits	ver, if VCC2 < VCC1, do not use ANoo to ANo7 a s over again using another instruction.	and
AN Note 3: Af A-D cont	N20 to Al fter rewr trol reg	N ₂₇ as ar iting the gister ´	nalog input pins MD1 to MD0 b I (Note) Symbol ADCON	s. its, set the CH2 to CH0 bits Address I1 03D716	s over again using another instruction. After reset 0016	
AN Note 3: Af A-D cont	N20 to Al fter rewr trol reg	N ₂₇ as an iting the gister ²	nalog input pins MD1 to MD0 b I (Note) Symbol	s. its, set the CH2 to CH0 bits Address 11 03D716 Bit name	s over again using another instruction. After reset 0016 Function	RW
AN Note 3: Af A-D cont	N20 to Al fter rewr trol reg	N ₂₇ as an iting the gister ²	nalog input pins MD1 to MD0 b I (Note) Symbol ADCON	s. its, set the CH2 to CH0 bits Address I1 03D716	s over again using another instruction. After reset 0016	RW
AN Note 3: Af A-D cont	N20 to Al fter rewr trol reg	N ₂₇ as an iting the gister ²	nalog input pins MD1 to MD0 b I (Note) Symbol ADCON Bit symbol	s. its, set the CH2 to CH0 bits Address 11 03D716 Bit name A-D sweep pin	s over again using another instruction. After reset 0016 Function	RW
AN Note 3: Af A-D cont	N20 to Al fter rewr trol reg	N ₂₇ as an iting the gister ²	nalog input pins MD1 to MD0 b I (Note) Symbol ADCON Bit symbol SCAN0	s. its, set the CH2 to CH0 bits Address 11 03D716 Bit name A-D sweep pin	s over again using another instruction. After reset 0016 Function	
AN Note 3: Af A-D cont	N20 to Al fter rewr trol reg	N ₂₇ as an iting the gister ²	nalog input pins MD1 to MD0 b Symbol ADCON Bit symbol SCAN0 SCAN1	s. its, set the CH2 to CH0 bits Address 1 03D716 Bit name A-D sweep pin select bit A-D operation mode	s over again using another instruction. After reset 0016 Function Invalid in one-shot mode	RW RW RW
AN Note 3: Af A-D cont	N20 to Al fter rewr trol reg	N ₂₇ as an iting the gister ²	nalog input pins MD1 to MD0 b I (Note) Symbol ADCON Bit symbol SCAN0 SCAN1 MD2	s. its, set the CH2 to CH0 bits Address 1 03D716 Bit name A-D sweep pin select bit A-D operation mode select bit 1	s over again using another instruction. After reset 0016 Function Invalid in one-shot mode Set to "0" when one-shot mode is selected 0 : 8-bit mode	RW RW RW RW
AN Note 3: Af A-D cont	N20 to Al fter rewr trol reg	N ₂₇ as an iting the gister ²	halog input pins MD1 to MD0 b I (Note) Symbol ADCON Bit symbol SCAN0 SCAN1 MD2 BITS	s. its, set the CH2 to CH0 bits Address 1 03D716 Bit name A-D sweep pin select bit A-D operation mode select bit 1 8/10-bit mode select bit	After reset 0016 Function Invalid in one-shot mode Set to "0" when one-shot mode is selected 0 : 8-bit mode 1 : 10-bit mode	RW RW
AN Note 3: Af A-D cont	N20 to Al fter rewr trol reg	N ₂₇ as an iting the gister ²	halog input pins MD1 to MD0 b I (Note) Symbol ADCON Bit symbol SCAN0 SCAN1 MD2 BITS CKS1	s. its, set the CH2 to CH0 bits Address 03D716 Bit name A-D sweep pin select bit A-D operation mode select bit 1 8/10-bit mode select bit Frequency select bit1	After reset 0016 Function Invalid in one-shot mode Set to "0" when one-shot mode is selected 0 : 8-bit mode 1 : 10-bit mode See Note 3 for the ADCON2 register 1 : Vref connected b7b6 0 0 : ANEX0 and ANEX1 are not used	RW RW RW RW RW
AN Note 3: Af	V20 to Al fter rewr trol reg	N27 as an iting the gister ^ 2 b1 b0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	nalog input pins MD1 to MD0 b I (Note) Symbol ADCON Bit symbol SCAN0 SCAN0 SCAN1 MD2 BITS CKS1 VCUT OPA0 OPA1	s. its, set the CH2 to CH0 bits Address 03D716 Bit name A-D sweep pin select bit A-D operation mode select bit 1 8/10-bit mode select bit Frequency select bit1 Vref connect bit (Note 2) External op-amp connection mode bit	After reset 0016 Function Invalid in one-shot mode Set to "0" when one-shot mode is selected 0 : 8-bit mode 1 : 10-bit mode See Note 3 for the ADCON2 register 1 : Vref connected	RW RW RW RW RW RV

Figure 1.22.4. ADCON0 Register and ADCON1 Register (One-shot Mode)



(2) Repeat mode

In this mode, the input voltage on one selected pin is A-D converted repeatedly. Table 1.22.3 shows the specifications of repeat mode. Figure 1.22.5 shows the ADCON0 to ADCON1 registers in repeat mode.

Item	Specification
Function	The input voltage on one pin selected by the ADCON0 register's CH2 to CH0
	bits and ADCON2 register's ADGSEL1 to ADGSEL0 bits or the ADCON1
	register's OPA1 to OPA0 bits is A-D converted repeatdly.
A-D conversion start condition	 When the ADCON0 register's TRG bit is "0" (software trigger)
	The ADCON0 register's ADST bit is set to "1" (A-D conversion starts)
	 When the TRG bit is "1" (ADTRG trigger)
	Input on the ADTRG pin changes state from high to low after the ADST bit is
	set to "1" (A-D conversion starts)
A-D conversion stop condition	Set the ADST bit to "0" (A-D conversion halted)
Interrupt request generation timing	None generated
Analog input pin (Note)	Select one pin from AN0 to AN7, AN00 to AN07, AN20 to AN27, ANEX0 to ANEX1
Reading of result of A-D converter	Read one of the AD0 to AD7 registers that corresponds to the selected pin

Table 1.22.3. Repeat Mode Specifications

Note: If VCC2 < VCC1, do not use AN00–AN07 and AN20–AN27 as analog input pins.



	0 1	b2 b1 b0	Symbol ADCON		After reset 00000XXX2	
			Bit symbol	Bit name	Function	RW
		-	СН0	Analog input pin select bit	^{b2 b1 b0} 0 0 0 : ANo is selected 0 0 1 : AN1 is selected	RW
		· · · · · · ·	CH1		0 1 0 : AN2 is selected 0 1 1 : AN3 is selected 1 0 0 : AN4 is selected	RV
			CH2		1 0 1 : AN5 is selected1 1 0 : AN6 is selected1 1 1 : AN7 is selected(Note 2)	RV
	ļ L		MD0	A-D operation mode	b4 b3	RV
	l		- MD1	select bit 0	0 1 : Repeat mode (Note 3)	RV
ļ			TRG	Trigger select bit	0 : <u>Softwa</u> re trigger 1 : ADTRG trigger	RV
			. ADST	A-D conversion start flag	0 : A-D conversion disabled 1 : A-D conversion started	RW
			- CKS0	Frequency select bit 0	See Note 3 for the ADCON2 register	RW
Note 2: A A Note 3: A A-D con	ANoo to A DGSEL N20 to A After rew trol re	ANo7, an .1 to ADO AN27 as a vriting the	d AN ₂₀ to AN ₂₇ GSEL0 bits to s analog input pir MD1 to MD0 b 1 (Note 1)	r can be used in the same v elect the desired pin. Howe is. oits, set the CH2 to CH0 bit	the conversion result will be indeterminate. vay as ANo to AN7. Use the ADCON2 register's ver, if Vcc2 < Vcc1, do not use ANoo to ANo7 an s over again using another instruction.	d
Note 2: A A Note 3: A -D con	ANoo to A DGSEL N2o to A After rew trol re	AN07, an 1 to AD0 AN27 as a viriting the gister	d AN20 to AN27 GSEL0 bits to s analog input pir e MD1 to MD0 b	r can be used in the same v elect the desired pin. Howe is. oits, set the CH2 to CH0 bit Address	vay as ANo to AN7. Use the ADCON2 register's ever, if Vcc2 < Vcc1, do not use ANoo to ANo7 an	ıd
Note 2: A A Note 3: A -D con	ANoo to A DGSEL N2o to A After rew trol re	ANo7, an 1 to ADO AN27 as a vriting the gister	d AN20 to AN27 GSEL0 bits to s analog input pir e MD1 to MD0 I 1 (Note 1) G Symbol	r can be used in the same v elect the desired pin. Howe is. oits, set the CH2 to CH0 bit Address	vay as ANo to AN7. Use the ADCON2 register's ever, if Vcc2 < Vcc1, do not use ANoo to ANo7 an s over again using another instruction. After reset	
Note 2: A A Note 3: A -D con	ANoo to A DGSEL N2o to A After rew trol re	ANo7, an 1 to ADO AN27 as a vriting the gister	d AN20 to AN27 GSEL0 bits to s analog input pir > MD1 to MD0 I 1 (Note 1) B Symbol ADCON	r can be used in the same v elect the desired pin. Howe is. bits, set the CH2 to CH0 bit Address I1 03D716	vay as ANo to AN7. Use the ADCON2 register's over, if Vcc2 < Vcc1, do not use ANoo to ANo7 an s over again using another instruction. After reset 0016	RW
Note 2: A A Note 3: A -D con	ANoo to A DGSEL N2o to A After rew trol re	ANo7, an 1 to ADO AN27 as a vriting the gister	d AN20 to AN27 SSEL0 bits to s analog input pir e MD1 to MD0 f 1 (Note 1) Symbol ADCON Bit symbol	r can be used in the same we elect the desired pin. Howe is. bits, set the CH2 to CH0 bit Address 11 03D716 Bit name A-D sweep pin	vay as ANo to AN7. Use the ADCON2 register's ever, if Vcc2 < Vcc1, do not use ANoo to ANo7 an s over again using another instruction. After reset 0016 Function	RW
Note 2: A A Note 3: A -D con	ANoo to A DGSEL N2o to A After rew trol re	ANo7, an 1 to ADO AN27 as a vriting the gister	d AN20 to AN27 SSEL0 bits to s analog input pir MD1 to MD0 t 1 (Note 1) Symbol ADCON Bit symbol SCAN0	r can be used in the same we elect the desired pin. Howe is. bits, set the CH2 to CH0 bit Address 11 03D716 Bit name A-D sweep pin	vay as ANo to AN7. Use the ADCON2 register's ever, if Vcc2 < Vcc1, do not use ANoo to ANo7 an s over again using another instruction. After reset 0016 Function	RV RV RV
Note 2: A A Note 3: A -D con	ANoo to A DGSEL N2o to A After rew trol re	ANo7, an 1 to ADO AN27 as a vriting the gister	d AN20 to AN27 SSEL0 bits to s analog input pir MD1 to MD0 t 1 (Note 1) Symbol ADCON Bit symbol SCAN0 SCAN1	A-D sweep pin select bit A-D sweep pin A-D operation mode	vay as ANo to AN7. Use the ADCON2 register's over, if Vcc2 < Vcc1, do not use ANoo to ANo7 an s over again using another instruction. After reset 0016 Function Invalid in repeat mode	RW RW RV
Note 2: A A Note 3: A A-D con	ANoo to A DGSEL N2o to A After rew trol re	ANo7, an 1 to ADO AN27 as a vriting the gister	d AN20 to AN27 GSEL0 bits to s analog input pir MD1 to MD0 f 1 (Note 1) Symbol ADCON Bit symbol SCAN0 SCAN1 MD2	A-D operation mode select bit 1	vay as ANo to AN7. Use the ADCON2 register's ever, if Vcc2 < Vcc1, do not use ANoo to ANo7 and s over again using another instruction. After reset 0016 Function Invalid in repeat mode Set to "0" when this mode is selected 0 : 8-bit mode	RV RV RV RV
Note 2: A A Note 3: A A-D con	ANoo to A DGSEL N2o to A After rew trol re	ANo7, an 1 to ADO AN27 as a vriting the gister	d AN20 to AN27 SSEL0 bits to s analog input pir MD1 to MD0 t 1 (Note 1) Symbol ADCON Bit symbol SCAN0 SCAN1 MD2 BITS	A-D sweep pin select bit A-D operation mode select bit A-D operation mode select bit 8/10-bit mode select bit	vay as ANo to AN7. Use the ADCON2 register's ver, if Vcc2 < Vcc1, do not use ANoo to ANo7 an s over again using another instruction. After reset 0016 Function Invalid in repeat mode Set to "0" when this mode is selected 0 : 8-bit mode 1 : 10-bit mode	d RW RW RW RV RV RV RV
Note 2: A A Note 3: A A-D con	ANoo to A DGSEL N2o to A After rew trol re	ANo7, an 1 to ADO AN27 as a vriting the gister	d AN20 to AN27 SSEL0 bits to s analog input pir MD1 to MD0 I 1 (Note 1) Symbol ADCON Bit symbol SCAN0 SCAN1 MD2 BITS CKS1	Address Address Address Address Address Address AD sweep pin select bit A-D operation mode select bit 8/10-bit mode select bit Frequency select bit 1	vay as ANo to AN7. Use the ADCON2 register's ver, if Vcc2 < Vcc1, do not use ANoo to ANo7 an s over again using another instruction. After reset 0016 Function Invalid in repeat mode Set to "0" when this mode is selected 0 : 8-bit mode 1 : 10-bit mode See Note 3 for the ADCON2 register	RW RW RW RW RV

Figure 1.22.5. ADCON0 Register and ADCON1 Register (Repeat Mode)



(3) Single Sweep Mode

In this mode, the input voltages on selected pins are A-D converted, one pin at a time. Table 1.22.4 shows the specifications of single sweep mode. Figure 1.22.6 shows the ADCON0 to ADCON1 registers in single sweep mode.

Table 1.22.4.	Single Sweep Mode Specifications
---------------	----------------------------------

The input voltages on pins selected by the ADCON1 register's SCAN1 to
The input voltages on pins selected by the ADCONT register's COANT to
SCAN0 bits and ADCON2 register's ADGSEL1 to ADGSEL0 bits are A-D con-
verted, one pin at a time.
 When the ADCON0 register's TRG bit is "0" (software trigger)
The ADCON0 register's ADST bit is set to "1" (A-D conversion starts)
 When the TRG bit is "1" (ADTRG trigger)
Input on the $\overline{\text{ADTRG}}$ pin changes state from high to low after the ADST bit is
set to "1" (A-D conversion starts)
Completion of A-D conversion (If a software trigger is selected, the ADST bit
is cleared to "0" (A-D conversion halted).)
Set the ADST bit to "0"
Completion of A-D conversion
Select from ANo to AN1 (2 pins), ANo to AN3 (4 pins), ANo to AN5 (6 pins), ANo
to AN7 (8 pins) (Note)
Read one of the AD0 to AD7 registers that corresponds to the selected pin

Note: AN00 to AN07, and AN20 to AN27 can be used in the same way as AN0 to AN7. However, if VCC2 < VCC1, do not use AN00–AN07 and AN20–AN27 as analog input pins.



7 b6	b5 b4 b3 b2 b1 b0	Symbol ADCON		After reset 00000XXX2	
		Bit symbol	Bit name	Function	RV
		СН0	Analog input pin select bit	Invalid in single sweep mode	RV
		CH1			RV
		CH2			RV
		MD0	A-D operation mode	1 0 : Single sweep mode	RV
		MD1	select bit 0		RV
	<u>.</u>	TRG	Trigger select bit	0 : <u>Softwa</u> re trigger 1 : ADTRG trigger	RW
<u>.</u>		ADST	A-D conversion start flag	0 : A-D conversion disabled 1 : A-D conversion started	RW
		CKS0	Frequency select bit 0	See Note 3 for the ADCON2 register	RV
		Bit symbol	Bit name	Function	R۱
л-D (7 b6	control register 7	I (INOTE I)	Address	After reset	
		Bit symbol	Bit name	Eunction	RV
		SCAN0	A-D sweep pin select bit	When single sweep mode is selected	RV
				0 0 : ANo to AN1 (2 pins)	
	·	SCAN1		0 1 : ANo to AN3 (4 pins) 1 0 : ANo to AN5 (6 pins) 1 1 : ANo to AN7 (8 pins) (Note 2)	RV
		MD2	A-D operation mode select bit 1	Set to "0" when single sweep mode is selected	RV
		BITS	8/10-bit mode select bit	0 : 8-bit mode 1 : 10-bit mode	RV
		CKS1	Frequency select bit 1	See Note 3 for the ADCON2 register	RV
	l	VCUT	Vref connect bit (Note 3)	1 : Vref connected	RV
		OPA0	External op-amp connection mode	0 0 : ANEX0 and ANEX1 are not used 0 1 : Must not be set	RV
		OPA1	bit	1 0 : Must not be set 1 1 : External op-amp connection mode	RV
			can be used in the same w	he conversion result will be indeterminate. ay as ANo to AN7. Use the ADCON2 register's /er, if Vcc2 < Vcc1, do not use ANo0 to ANo7 and	

Figure 1.22.6. ADCON0 Register and ADCON1 Register (Single Sweep Mode)



(4) Repeat Sweep Mode 0

In this mode, the input voltages on selected pins are A-D converted repeatedly. Table 1.22.5 shows the specifications of repeat sweep mode 0. Figure 1.22.7 shows the ADCON0 to ADCON1 registers in repeat sweep mode 0.

Table 1.22.5.	Repeat Sweep Mode 0 Specifications
---------------	------------------------------------

Item	Specification
Function	The input voltages on pins selected by the ADCON1 register's SCAN1 to
	SCAN0 bits and ADCON2 register's ADGSEL1 to ADGSEL0 bits are A-D con-
	verted repeatdly.
A-D conversion start condition	When the ADCON0 register's TRG bit is "0" (software trigger)
	The ADCON0 register's ADST bit is set to "1" (A-D conversion starts)
	When the TRG bit is "1" (ADTRG trigger)
	Input on the $\overline{\text{ADTRG}}$ pin changes state from high to low after the ADST bit is
	set to "1" (A-D conversion starts)
A-D conversion stop condition	Set the ADST bit to "0" (A-D conversion halted)
Interrupt request generation timing	None generated
Analog input pin	Select from AN0 to AN1 (2 pins), AN0 to AN3 (4 pins), AN0 to AN5 (6 pins), AN0
	to AN7 (8 pins) (Note)
Reading of result of A-D converter	Read one of the AD0 to AD7 registers that corresponds to the selected pin

Note: AN00 to AN07, and AN20 to AN27 can be used in the same way as AN0 to AN7. However, if VCC2 < VCC1, do not use AN00–AN07 and AN20–AN27 as analog input pins.



7 b6 b5 b4 b3 b2 b1 b0	Symbol ADCON	Address 0 03D616	After reset 00000XXX2	
	Bit symbol	Bit name	Function	R
	CH0	Analog input pin select bit	Invalid in repeat sweep mode 0	R
	CH1			R
	CH2			R
	MD0	A-D operation mode	^{b4 b3} 1 1 : Repeat sweep mode 0 or	R
	MD1	select bit 0	Repeat sweep mode 1	R
	TRG	Trigger select bit	0 : <u>Softwa</u> re trigger 1 : ADTRG trigger	R
	ADST	A-D conversion start flag	0 : A-D conversion disabled 1 : A-D conversion started	R
	CKS0	Frequency select bit 0	See Note 3 for the ADCON2 register	R
b6 b5 b4 b3 b2 b1 b0	Symbol ADCON	Address 1 03D716	After reset 0016	
				R
	ADCON	1 03D716	0016	
	ADCON Bit symbol	1 03D716 Bit name	0016 Function When repeat sweep mode 0 is selected ^{b1 b0} 0 0 : AN0, AN1 (2 pins) 0 1 : AN0 to AN3 (4 pins) 1 0 : AN0 to AN5 (6 pins)	R
	ADCON Bit symbol SCAN0	1 03D716 Bit name	0016 Function When repeat sweep mode 0 is selected ^{b1 b0} 0 0 : AN0, AN1 (2 pins) 0 1 : AN0 to AN3 (4 pins) 1 0 : AN0 to AN5 (6 pins)	R' R'
	ADCON Bit symbol SCAN0 SCAN1	1 03D716 Bit name A-D sweep pin select bit A-D operation mode	0016 Function When repeat sweep mode 0 is selected ^{b1 b0} 0 0 : AN0, AN1 (2 pins) 0 1 : AN0 to AN3 (4 pins) 1 0 : AN0 to AN5 (6 pins) 1 1 : AN0 to AN7 (8 pins) (Note 2) Set to "0" when repeat sweep mode 0 is	R' R'
	ADCON Bit symbol SCAN0 SCAN1 MD2	1 03D716 Bit name A-D sweep pin select bit A-D operation mode select bit 1	0016 Function When repeat sweep mode 0 is selected ^{b1 b0} 0 0 : AN0, AN1 (2 pins) 0 1 : AN0 to AN3 (4 pins) 1 0 : AN0 to AN5 (6 pins) 1 1 : AN0 to AN7 (8 pins) (Note 2) Set to "0" when repeat sweep mode 0 is selected 0 : 8-bit mode	R' R' R'
	ADCON Bit symbol SCAN0 SCAN1 MD2 BITS	1 03D716 Bit name A-D sweep pin select bit A-D operation mode select bit 1 8/10-bit mode select bit	0016 Function When repeat sweep mode 0 is selected ^{b1b0} 0 0 : AN ₀ , AN ₁ (2 pins) 0 1 : AN ₀ to AN ₃ (4 pins) 1 0 : AN ₀ to AN ₃ (6 pins) 1 1 : AN ₀ to AN ₅ (6 pins) 1 1 : AN ₀ to AN ₇ (8 pins) (Note 2) Set to "0" when repeat sweep mode 0 is selected 0 : 8-bit mode 1 : 10-bit mode	R' R' R'
	ADCON Bit symbol SCAN0 SCAN1 MD2 BITS CKS1	1 03D716 Bit name A-D sweep pin select bit A-D operation mode select bit 1 8/10-bit mode select bit Frequency select bit 1 Vref connect bit (Note 3) External op-amp connection mode	0016 Function When repeat sweep mode 0 is selected b1 b0 0 0 : AN0, AN1 (2 pins) 0 1 : AN0 to AN3 (4 pins) 1 0 : AN0 to AN5 (6 pins) 1 1 : AN0 to AN5 (6 pins) 1 1 : AN0 to AN7 (8 pins) 1 1 : AN0 to AN7 (8 pins) (Note 2) Set to "0" when repeat sweep mode 0 is selected 0 : 8-bit mode 1 : 10-bit mode See Note 3 for the ADCON2 register 1 : Vref connected b7 b6 0 0 : ANEX0 and ANEX1 are not used	R' R'
	ADCON Bit symbol SCAN0 SCAN1 MD2 BITS CKS1 VCUT	1 03D716 Bit name A-D sweep pin select bit A-D operation mode select bit 1 8/10-bit mode select bit Frequency select bit 1 Vref connect bit (Note 3) External op-amp	0016 Function When repeat sweep mode 0 is selected ^{b1 b0} 0 0 : AN0, AN1 (2 pins) 0 1 : AN0 to AN3 (4 pins) 1 0 : AN0 to AN3 (4 pins) 1 0 : AN0 to AN5 (6 pins) 1 1 : AN0 to AN7 (8 pins) (Note 2) Set to "0" when repeat sweep mode 0 is selected 0 : 8-bit mode 1 : 10-bit mode See Note 3 for the ADCON2 register 1 : Vref connected ^{b7 b6}	R' R' R' R'

Figure 1.22.7. ADCON0 Register and ADCON1 Registers (Repeat Sweep Mode 0)



(5) Repeat Sweep Mode 1

In this mode, the input voltages on all pins are A-D converted repeatedly, with priority given to the selected pins. Table 1.22.6 shows the specifications of repeat sweep mode 1. Figure 1.22.8 shows the ADCON0 to ADCON1 registers in repeat sweep mode 1.

Table 1.22.6.	Repeat Sweep	Mode 1	Specifications
---------------	--------------	--------	----------------

Item	Specification	
Function	The input voltages on all pins selected by the ADCON2 register's ADGSEL1 to	
	ADGSEL0 bits are A-D converted repeatdly, with priority given to pins se-	
	lected by the ADCON1 register's SCAN1 to SCAN0 bits and ADGSEL1 to	
	ADGSEL0 bits.	
	Example : If ANo selected, input voltages are A-D converted in order of	
	AN0 \rightarrow AN1 \rightarrow AN0 \rightarrow AN2 \rightarrow AN0 \rightarrow AN3, and so on.	
A-D conversion start condition	 When the ADCON0 register's TRG bit is "0" (software trigger) 	
	The ADCON0 register's ADST bit is set to "1" (A-D conversion starts)	
	 When the TRG bit is "1" (ADTRG trigger) 	
	Input on the $\overline{\text{ADTRG}}$ pin changes state from high to low after the ADST bit is	
	set to "1" (A-D conversion starts)	
A-D conversion stop condition	Set the ADST bit to "0" (A-D conversion halted)	
Interrupt request generation timing	None generated	
Analog input pins to be given	Select from AN0 (1 pins), AN0 to AN1 (2 pins), AN0 to AN2 (3 pins), AN0 to AN3	
priority when A-D converted	(4 pins) (Note)	
Reading of result of A-D converter	Read one of the AD0 to AD7 registers that corresponds to the selected pin	

Note: AN00 to AN07, and AN20 to AN27 can be used in the same way as AN0 to AN7. However, if VCC2 < VCC1, do not use AN00–AN07 and AN20–AN27 as analog input pins.



Symbol ADCON		After reset 00000XXX2	
Bit symbol	Bit name	Function	R١
CH0	Analog input pin select bit	Invalid in repeat sweep mode 1	R۱
 CH1			R١
 CH2			R٧
 MD0	A-D operation mode	1 1 : Repeat sweep mode 0 or	R۷
 MD1	select bit 0	Repeat sweep mode 1	RV
 TRG	Trigger select bit	0 : <u>Softwa</u> re trigger 1 : ADTRG trigger	RV
 ADST	A-D conversion start flag	0 : A-D conversion disabled 1 : A-D conversion started	RV
 CKS0	Frequency select bit 0	See Note 3 for the ADCON2 register	RV
Symbol ADCON	Address 03D716	After reset 0016	
Symbol	Address	After reset	
ADCON	1 03D716	0016	RV
ADCON Bit symbol	1 03D716 Bit name	0016 Function	RV
ADCON	1 03D716	0016	
ADCON Bit symbol	1 03D716 Bit name	0016 Function When repeat sweep mode 1 is selected	RV
ADCON Bit symbol SCAN0	1 03D716 Bit name	0016 Function When repeat sweep mode 1 is selected ^{b1 b0} 0 0 : AN0 (1 pin) 0 1 : AN0, AN1 (2 pins) 1 0 : AN0 to AN2 (3 pins)	RV RV
ADCON Bit symbol SCAN0 SCAN1	1 03D716 Bit name A-D sweep pin select bit A-D operation mode	0016 Function When repeat sweep mode 1 is selected ^{b1 b0} 0 0 : ANo (1 pin) 0 1 : ANo, AN1 (2 pins) 1 0 : ANo to AN2 (3 pins) 1 1 : ANo to AN3 (4 pins) (Note 2) Set to "1" when repeat sweep mode 1 is	RV RV RV
ADCON Bit symbol SCAN0 SCAN1 MD2	1 03D716 Bit name A-D sweep pin select bit A-D operation mode select bit 1	0016 Function When repeat sweep mode 1 is selected ^{b1b0} 0 0 : ANo (1 pin) 0 1 : ANo, AN1 (2 pins) 1 0 : ANo to AN2 (3 pins) 1 1 : ANo to AN3 (4 pins) (Note 2) Set to "1" when repeat sweep mode 1 is selected 0 : 8-bit mode	RV RV RV RV
ADCON Bit symbol SCAN0 SCAN1 MD2 BITS	1 03D716 Bit name A-D sweep pin select bit A-D operation mode select bit 1 8/10-bit mode select bit	0016 Function When repeat sweep mode 1 is selected ^{b1 b0} 0 0 : ANo (1 pin) 0 1 : ANo, AN1 (2 pins) 1 0 : ANo to AN2 (3 pins) 1 1 : ANo to AN3 (4 pins) (Note 2) Set to "1" when repeat sweep mode 1 is selected 0 : 8-bit mode 1 : 10-bit mode	RV RV RV RV
ADCON Bit symbol SCAN0 SCAN1 MD2 BITS CKS1	1 03D716 Bit name A-D sweep pin select bit A-D operation mode select bit 1 8/10-bit mode select bit Frequency select bit 1 Vref connect bit (Note 3) External op-amp connection mode	0016 Function When repeat sweep mode 1 is selected ^{b1b0} 0 0 : AN0 (1 pin) 0 1 : AN0, AN1 (2 pins) 1 0 : AN0 to AN2 (3 pins) 1 1 : AN0 to AN2 (3 pins) 1 1 : AN0 to AN3 (4 pins) (Note 2) Set to "1" when repeat sweep mode 1 is selected 0 : 8-bit mode 1 : 10-bit mode See Note 3 for the ADCON2 register 1 : Vref connected ^{b7b6} 0 0 : ANEX0 and ANEX1 are not used	RV RV RV RV RV RV RV RV
ADCON Bit symbol SCAN0 SCAN1 MD2 BITS CKS1 VCUT	1 03D716 Bit name A-D sweep pin select bit A-D operation mode select bit 1 8/10-bit mode select bit Frequency select bit 1 Vref connect bit (Note 3) External op-amp	0016 Function When repeat sweep mode 1 is selected ^{b1b0} 0 0 : ANo (1 pin) 0 1 : ANo, AN1 (2 pins) 1 0 : ANo to AN2 (3 pins) 1 1 : ANo to AN3 (4 pins) (Note 2) Set to "1" when repeat sweep mode 1 is selected 0 : 8-bit mode 1 : 10-bit mode See Note 3 for the ADCON2 register 1 : Vref connected ^{b7b6}	RV RV RV RV RV

Figure 1.22.8. ADCON0 Register and ADCON1 Register (Repeat Sweep Mode 1)



(a) Resolution Select Function

The desired resolution can be selected using the ADCON1 register's BITS bit. If the BITS bit is set to "1" (10-bit conversion accuracy), the A-D conversion result is stored in the ADi register (i = 0 to 7)'s bit 0 to bit 9. If the BITS bit is set to "0" (8-bit conversion accuracy), the A-D conversion result is stored in the ADi register's bit 0 to bit 7.

(b) Sample and Hold

If the ADCON2 register's SMP bit is set to "1" (with sample-and-hold), the conversion speed per pin is increased to 28 ØAD cycles for 8-bit resolution or 33 ØAD cycles for 10-bit resolution. Sample-and-hold is effective in all operation modes. Select whether or not to use the sample-and-hold function before starting A-D conversion.

(c) Extended Analog Input Pins

In one-shot and repeat modes, the ANEX0 and ANEX1 pins can be used as analog input pins. Use the ADCON1 register's OPA1 to OPA0 bits to select whether or not use ANEX0 and ANEX1.

The A-D conversion results of ANEX0 and ANEX1 inputs are stored in the AD0 and AD1 registers, respectively.

(d) External Operation Amp Connection Mode

Multiple analog inputs can be amplified using a single external op-amp via the ANXE0 and ANEX1 pins. Set the ADCON1 register's OPA1 OPA0 bits to '112' (external op-amp connection mode). The inputs from ANi (i = 0 to 7) ^(Note 1) are output from the ANEX0 pin. Amplify this output with an external op-amp before sending it back to the ANEX1 pin. The A-D conversion result is stored in the corresponding ADi register. The A-D conversion speed depends on the response characteristics of the external op-amp. Note that the ANXE0 and ANEX1 pins cannot be directly connected to each other. Figure 1.22.9 is an example of how to connect the pins in external operation amp.

Note: AN0i and AN2i can be used the same as ANi. However, if VCC2 < VCC1, do not use AN0i and AN2i as analog input pins.







(e) Current Consumption Reducing Function

When not using the A-D converter, its resistor ladder and reference voltage input pin (VREF) can be separated using the ADCON1 register's VCUT bit. When separated, no current will flow from the VREF pin into the resistor ladder, helping to reduce the power consumption of the chip.

To use the A-D converter, set the VCUT bit to "1" (VREF connected) and then set the ADCON0 register's ADST bit to "1" (A-D conversion start). The VCUT and ADST bits cannot be set to "1" at the same time. Nor can the VCUT bit be set to "0" (VREF unconnected) during A-D conversion.

Note that this does not affect VREF for the D-A converter (irrelevant).

(f) Analog Input Pin and External Sensor Equivalent Circuit Example



Figure 1.22.10 shows analog input pin and external sensor equivalent circuit example.

Figure 1.22.10. Analog Input Pin and External Sensor Equivalent Circuit



D-A Converter

This is an 8-bit, R-2R type D-A converter. These are two independent D-A converters.

D-A conversion is performed by writing to the DAi register (i = 0 to 1). To output the result of conversion, set the DACON register's DAiE bit to "1" (output enabled). Before D-A conversion can be used, the corresponding port direction bit must be cleared to "0" (input mode). Setting the DAiE bit to "1" removes a pull-up from the corresponding port.

Output analog voltage (V) is determined by a set value (n : decimal) in the DAi register.

V = VREF X n/ 256 (n = 0 to 255)

VREF : reference voltage

Table 1.23.1 lists the performance of the D-A converter. Figure 1.23.1 shows the block diagram of the D-A converter. Figure 1.23.2 shows the D-A converter related registers. Figure 1.23.3 shows the D-A converter equivalent circuit.

Table 1.23.1. D-A Converter Performance

Item	Performance
D-A conversion method	R-2R method
Resolution	8 bits
Analog output pin	2 (DA0 and DA1)



Figure 1.23.1. D-A Converter Block Diagram





Figure 1.23.2. DACON Register, DA0 Register, and DA1 Register



Figure 1.23.3. D-A Converter Equivalent Circuit



CRC Calculation

The Cyclic Redundancy Check (CRC) operation detects an error in data blocks. The microcomputer uses a generator polynomial of CRC_CCITT ($X^{16} + X^{12} + X^5 + 1$) to generate CRC code.

The CRC code consists of 16 bits which are generated for each data block in given length, separated in 8 bit units. After the initial value is set in the CRCD register, the CRC code is set in that register each time one byte of data is written to the CRCIN register. CRC code generation for one-byte data is finished in two cycles.

Figure 1.24.1 shows the block diagram of the CRC circuit. Figure 1.24.2 shows the CRC-related registers. Figure 1.24.3 shows the calculation example using the CRC operation.



Figure 1.24.1. CRC Circuit Block Diagram



Figure 1.24.2. CRCD Register and CRCIN Register




Figure 1.24.3. CRC Calculation



The programmable input/output ports (hereafter referred to simply as "I/O ports") consist of 87 lines P0 to P10 (except P85) for the 100-pin version, or 113 lines P0 to P14 (except P85) for the 128-pin version. Each port can be set for input or output every line by using a direction register, and can also be chosen to be or not be pulled high every 4 lines. P85 is an input-only port and does not have a pull-up resistor. Port P85 shares the pin with $\overline{\rm NMI}$, so that the $\overline{\rm NMI}$ input level can be read from the P8 register P8_5 bit.

Figures 1.25.1 to 1.25.4 show the I/O ports. Figure 1.25.5 shows the I/O pins.

Each pin functions as an I/O port, a peripheral function input/output, or a bus control pin.

For details on how to set peripheral functions, refer to each functional description in this manual. If any pin is used as a peripheral function input or D-A converter output pin, set the direction bit for that pin to "0" (input mode). Any pin used as an output pin for peripheral functions other than the D-A converter is directed for output no matter how the corresponding direction bit is set.

When using any pin as a bus control pin, refer to "Bus Control."

P0 to P5, P12, and P13 are capable of Vcc2-level input/output; P6 to P11 and P14 are capable of Vcc1-level input/output.

(1) Port Pi Direction Register (PDi Register, i = 0 to 13)

Figure 1.25.6 shows the direction registers.

This register selects whether the I/O port is to be used for input or output. The bits in this register correspond one for one to each port.

During memory extension and microprocessor modes, the PDi registers for the pins functioning as bus control pins (A0 to A19, D0 to D15, CS0 to CS3, RD, WRL/WR, WRH/BHE, ALE, RDY, HOLD, HLDA, and BCLK) cannot be modified.

No direction register bit for P85 is available.

(2) Port Pi Register (Pi Register, i = 0 to 13)

Figure 1.25.7 and 1.25.8 show the Pi registers.

Data input/output to and from external devices are accomplished by reading and writing to the Pi register. The Pi register consists of a port latch to hold the input/output data and a circuit to read the pin status. For ports set for input mode, the input level of the pin can be read by reading the corresponding Pi register, and data can be written to the port latch by writing to the Pi register.

For ports set for output mode, the port latch can be read by reading the corresponding Pi register, and data can be written to the port latch by writing to the Pi register. The data written to the port latch is output from the pin. The bits in the Pi register correspond one for one to each port.

During memory extension and microprocessor modes, the PDi registers for the pins functioning as bus control pins (A0 to A19, D0 to D15, CS0 to CS3, RD, WRL/WR, WRH/BHE, ALE, RDY, HOLD, HLDA, and BCLK) cannot be modified.

(3) Pull-up Control Register 0 to Pull-up Control Register 2 (PUR0 to PUR2 Registers) Figure 1.25.9 shows the PUR0 to PUR2 registers.

The PUR0 to PUR2 register bits can be used to select whether or not to pull the corresponding port high in 4 bit units. The port chosen to be pulled high has a pull-up resistor connected to it when the direction bit is set for input mode.

However, the pull-up control register has no effect on P0 to P3, P40 to P43, and P5 during memory extension and microprocessor modes. Although the register contents can be modified, no pull-up resistors are connected.

(4) Port Control Register

Figure 1.25.10 shows the port control register.

When the P1 register is read after setting the PCR register's PCR0 bit to "1", the corresponding port latch can be read no matter how the PD1 register is set.





















Figure 1.25.5. I/O Ports (5)



Figure 1.25.6. I/O Pins











Figure 1.25.8. P0 to P13 Registers





Figure 1.25.9. PC14 Register and PUR3 Register



╶┼┼┼┼	b4 b3	b2		Symbol PUR0	Address 03FC16	After reset 0016	
				Bit symbol	Bit name	Function	R
			įį	- PU00	P00 to P03 pull-up		R
			į	- PU01	P04 to P07 pull-up	0 : Not pulled high 1 : Pulled high (Note 2)	R
	1	!		PU02	P10 to P13 pull-up		R
				PU03	P14 to P17 pull-up		R
	l			PU04	P20 to P23 pull-up		R
l				PU05	P24 to P27 pull-up		R
				PU06	P30 to P33 pull-up		R
				- PU07	P34 to P37 pull-up		R
CC	orresp he pin	ondir for w	ng reg /hich	gister contents o this bit is "1" (pu	an be modified.	s are not pulled high although their it is "0" (input mode) is pulled high.	
	b4 b3			Symbol PUR1	Address 03FD16	After reset(Note 5) 00000002 000000102	
				Bit symbol	Bit name	Function	R
			į i	- PU10	P40 to P43 pull-up (Note 2)	0 : Not pulled high	R
			'	- PU11	P44 to P47 pull-up (Note 4)	1 : Pulled high (Note 3)	R
	11	!		PU12	P50 to P53 pull-up (Note 2)		R
	1 -			PU13	P54 to P57 pull-up (Note 2)		R
	l			- PU14	P60 to P63 pull-up		R
	۱			- PU14 - PU15	P60 to P63 pull-up P64 to P67 pull-up		R' R'
	 			-	· · ·		R
Note 2: Du of t	uring m these	nemo bits o	ry ex an b	PU15 PU16 PU17 bins do not have tension and mic e modified.	P64 to P67 pull-up P72 to P73 pull-up (Note 1) P74 to P77 pull-up pull-ups. roprocessor modes, the pins	are not pulled high although the co	R' R' R'
Note 2: Du of t Note 3: Th Note 5: Th • C • C • C • C • C • C • C • C • C • C	uring m these l he pin f the PM ogram he valu 000000 le valu 000000 112" (r	nemo bits o for w 101 to durir les at 0002 0102 es af 0002 0102 micro	ory ex can b hich to PM og sin fter h whe whe ter so whe whe proce	PU15 PU16 PU17 Dins do not have tension and mic e modified. his bit is "1" (pu 00 bits are set to gle-chip mode, ardware reset 1 n input on CNVs n input on CNVs oftware reset, wa n PM 01 to PMC n PM 01 to PMC essor mode)	P64 to P67 pull-up P72 to P73 pull-up (Note 1) P74 to P77 pull-up pull-ups. roprocessor modes, the pins ided high) and the direction bi o "012" (memory expansion m the PU11 bit becomes "1". and 2 are as follows: as pin is "L" ss pin is "L" o bits of PM0 register are "00	t is "0" (input mode) is pulled high. node) or "112" (microprocessor mod	R' R' nten
Note 2: Du of t Note 3: Th Note 5: Th • C • C • C • C • C • C • C • C • C • C	uring n these in the PM ogram he value 000000 e value 000000 i112" (r contro	hemo bits o for w 101 to durin les at 0002 0102 0102 0102 micro	ory ex can b hich to PM og sin fter h whe whe ter so whe whe proce	PU15 PU16 PU17 bins do not have tension and mic e modified. his bit is "1" (pu 00 bits are set to gle-chip mode, ardware reset 1 n input on CNVs fitware reset, wa n PM 01 to PMC essor mode) eer 2 Symbol PUR2	P64 to P67 pull-up P72 to P73 pull-up (Note 1) P74 to P77 pull-up pull-ups. roprocessor modes, the pins illed high) and the direction bi o "012" (memory expansion m the PU11 bit becomes "1". and 2 are as follows: ss pin is "L" ss pin is "H" atchdog timer reset and oscill 0 bits of PM0 register are "00 0 bits of PM0 register are "00	t is "0" (input mode) is pulled high. node) or "112" (microprocessor mod ation stop detection reset are as fol)2" (single-chip mode) 12" (memory expansion mode) or After reset	R' R' nten
Note 2: Du of t Note 3: Th Note 5: Th • C • C • C • C • C • C • C • C • C • C	uring n these in the PM ogram he value 000000 e value 000000 i112" (r contro	hemo bits o for w 101 to durin les at 0002 0102 0102 0102 micro	ory ex can b hich to PM og sin fter h whe whe ter so whe whe proce	PU15 PU16 PU17 Dins do not have tension and mic e modified. his bit is "1" (pu 00 bits are set to gle-chip mode, ardware reset 1 n input on CNVs fitware reset, wi n PM 01 to PMC essor mode) rer 2 Symbol	P64 to P67 pull-up P72 to P73 pull-up (Note 1) P74 to P77 pull-up pull-ups. roprocessor modes, the pins lled high) and the direction bi o "012" (memory expansion m the PU11 bit becomes "1". and 2 are as follows: as pin is "L" spin is "L" spin is "L" tatchdog timer reset and oscill 0 bits of PM0 register are "00 0 bits of PM0 register are "00 Notice of PM0 register are "	t is "0" (input mode) is pulled high. hode) or "112" (microprocessor mod ation stop detection reset are as fol 02" (single-chip mode) 12" (memory expansion mode) or After reset 0016 Function	R' R' Rt e) in
Note 2: Du of t Note 3: Th Note 5: Th • C • C • C • C • C • C • C • C • C • C	uring n these in the PM ogram he value 000000 e value 000000 i112" (r contro	hemo bits o for w 101 to durin les at 0002 0102 0102 0102 micro	ory ex can b hich to PM og sin fter h whe whe ter so whe whe proce	PU15 PU16 PU17 ins do not have e modified. this bit is "1" (pu 00 bits are set to gle-chip mode, ardware reset 1 n input on CNVs n input on CNVs n PM 01 to PMC n PM 01 to PMC essor mode) rer 2 Bit symbol	P64 to P67 pull-up P72 to P73 pull-up (Note 1) P74 to P77 pull-up pull-ups. roprocessor modes, the pins lled high) and the direction bi o "012" (memory expansion m the PU11 bit becomes "1". and 2 are as follows: sp pin is "L" sp pin is "L" atchdog timer reset and oscill 0 bits of PM0 register are "00 0 bits o	t is "0" (input mode) is pulled high. node) or "112" (microprocessor mod ation stop detection reset are as fol)2" (single-chip mode) 12" (memory expansion mode) or After reset 0016	R' R' Rt e) in lows
Note 2: Du of t Note 3: Th Note 5: Th • C • C • C • C • C • C • C • C • C • C	uring n these in the PM ogram he value 000000 e value 000000 i112" (r contro	hemo bits o for w 101 to durin les at 0002 0102 0102 0102 micro	ory ex can b hich to PM og sin fter h whe whe ter so whe whe proce	PU15 PU16 PU17 ins do not have e modified. this bit is "1" (pu 00 bits are set to gle-chip mode, ardware reset 1 n input on CNVs oftware reset, wa n PM 01 to PM0 n PM 01 to PM0 essor mode) erer 2 Bit symbol PU20	P64 to P67 pull-up P72 to P73 pull-up (Note 1) P74 to P77 pull-up pull-ups. roprocessor modes, the pins illed high) and the direction bi o "012" (memory expansion m the PU11 bit becomes "1". and 2 are as follows: sp in is "L" sp in is "L" atchdog timer reset and oscill 0 bits of PM0 register are "00 0 bits of	t is "0" (input mode) is pulled high. hode) or "112" (microprocessor model ation stop detection reset are as fol 12" (single-chip mode) 12" (memory expansion mode) or After reset 0016 Function 0 : Not pulled high	R' R' R' e) in lows
Note 2: Du of t Note 3: Th Note 5: Th • C • C • C • C • C • C • C • C • C • C	uring n these in the PM ogram he value 000000 e value 000000 i112" (r contro	hemo bits o for w 101 to durin les at 0002 0102 0102 0102 micro	ory ex can b hich to PM og sin fter h whe whe ter so whe whe proce	PU15 PU16 PU17 ins do not have e modified. this bit is "1" (pu 00 bits are set to gle-chip mode, ardware reset 1 n input on CNVs oftware reset, wa n PM 01 to PM0 n PM 01 to PM0 essor mode) rer 2 Bit symbol PU20 PU21	P64 to P67 pull-up P72 to P73 pull-up (Note 1) P74 to P77 pull-up pull-ups. roprocessor modes, the pins lled high) and the direction bi o "012" (memory expansion m the PU11 bit becomes "1". and 2 are as follows: ss pin is "L" ss pin is "L" atchdog timer reset and oscill 0 bits of PM0 register are "00 0 bits o	t is "0" (input mode) is pulled high. hode) or "112" (microprocessor model ation stop detection reset are as fol 12" (single-chip mode) 12" (memory expansion mode) or After reset 0016 Function 0 : Not pulled high	R' R' R' e) in lows
Note 2: Du of t Note 3: Th Note 5: Th • C • C • C • C • C • C • C • C • C • C	uring n these in the PM ogram he value 000000 e value 000000 i112" (r contro	hemo bits o for w 101 to durin les at 0002 0102 0102 0102 micro	ory ex can b hich to PM og sin fter h whe whe ter so whe whe proce	PU15 PU16 PU17 ins do not have tension and mice e modified. this bit is "1" (pu 00 bits are set to gle-chip mode, ardware reset i n input on CNVs oftware reset, wa n PM 01 to PMC essor mode) er 2 Bit symbol PU20 PU21 PU22	P64 to P67 pull-up P72 to P73 pull-up (Note 1) P74 to P77 pull-up pull-ups. roprocessor modes, the pins lled high) and the direction bi o "012" (memory expansion m the PU11 bit becomes "1". and 2 are as follows: sp in is "L" ss pin is "L" striction of PM0 register are "00 0 bits	t is "0" (input mode) is pulled high. hode) or "112" (microprocessor model ation stop detection reset are as fol 12" (single-chip mode) 12" (memory expansion mode) or After reset 0016 Function 0 : Not pulled high	R' R' e) in lows
Note 2: Du of t Note 3: Th Note 5: Th • C • C • C • C • C • C • C • C • C • C	uring n these in the PM ogram he value 000000 e value 000000 i112" (r contro	hemo bits o for w 101 to durin les at 0002 0102 0102 0102 micro	ory ex can b hich to PM og sin fter h whe whe ter so whe whe proce	PU15 PU16 PU17 ins do not have tension and mice e modified. this bit is "1" (pu 00 bits are set to gle-chip mode, ardware reset, wa n input on CNVs oftware reset, wa n PM 01 to PM0 essor mode) er 2 Bit symbol PU20 PU21 PU22 PU23	P64 to P67 pull-up P72 to P73 pull-up (Note 1) P74 to P77 pull-up pull-ups. roprocessor modes, the pins led high) and the direction bio 0°012" (memory expansion m the PU11 bit becomes "1". and 2 are as follows: ss pin is "L" ss pin is "L" ss pin is "H" atchdog timer reset and oscill 0 bits of PM0 register are "00 0 bits of PM0 register are	t is "0" (input mode) is pulled high. hode) or "112" (microprocessor model ation stop detection reset are as fol 12" (single-chip mode) 12" (memory expansion mode) or After reset 0016 Function 0 : Not pulled high	R' R' R' e) in lows
Note 2: Du of t Note 3: Th Note 5: Th • C • C • C • C • C • C • C • C • C • C	uring n these in the PM ogram he value 000000 e value 000000 i112" (r contro	hemo bits o for w 101 to durin les at 0002 0102 0102 0102 micro	ory ex can b hich to PM og sin fter h whe whe ter so whe whe proce	PU15 PU16 PU17 ins do not have tension and mice e modified. this bit is "1" (pu 00 bits are set to gle-chip mode, ardware reset 1 n input on CNVs fitware reset, with n PM 01 to PMC essor mode) PM 01 to PMC essor mode) erer 2 Bit symbol PU22 PU22 PU22 PU24	P64 to P67 pull-up P72 to P73 pull-up (Note 1) P74 to P77 pull-up pull-ups. roprocessor modes, the pins led high) and the direction bio "012" (memory expansion in the PU11 bit becomes "1". and 2 are as follows: ss pin is "L" ss pin is "H" atchdog timer reset and oscill 0 bits of PM0 register are "00 0 bits of	t is "0" (input mode) is pulled high. hode) or "112" (microprocessor model ation stop detection reset are as fol 12" (single-chip mode) 12" (memory expansion mode) or After reset 0016 Function 0 : Not pulled high	R e) in lows R R R R R

Figure 1.25.10. PUR0 to PUR2 Registers





Figure 1.25.11. PCR Register



Table 1.25.1. Unassigned Pin Handling in Single-chip Mode

Pin name	Connection
Ports P0 to P7, P80 to P84, P86 to P87, P9 to P14	After setting for input mode, connect every pin to Vss via a resistor(pull-down); or after setting for output mode, leave these pins open. (Note 1, 2,3)
XOUT (Note 4)	Open
NMI	Connect via resistor to Vcc1 (pull-up)
AVcc	Connect to VCC1
AVSS, VREF, BYTE	Connect to Vss

Note 1: When setting the port for output mode and leave it open, be aware that the port remains in input mode until it is switched to output mode in a program after reset. For this reason, the voltage level on the pin becomes indeterminate, causing the power supply current to increase while the port remains in input mode. Furthermore, by considering a possibility that the contents of the direction registers could be changed by noise or noise-induced runaway, it is recommended that the contents of the direction registers be periodically reset in software, for the increased reliability of the program.

Note 2: Make sure the unused pins are processed with the shortest possible wiring from the microcomputer pins (within 2 cm).

Note 3: When the ports P70 and P71 are set for output mode, make sure a low-level signal is output from the pins. The ports P70 and P71 are N-channel open-drain outputs.

Note 4: With external clock input to XIN pin.

Note 5: When not using all of the P11 to P14, the P11 to P14 pins may be left open by setting the PUR3 register's PU37 bit to "0" (P11 to P14 unusable) without causing any problem.

Table 1.25.2. Unassigned Pin Handling in Memory Expansion Mode and Microprocessor Mode

Pin name	Connection
Ports P0 to P7, P80 to P84, P86 to P87, P9 to P14	After setting for input mode, connect every pin to Vss via a resistor (pull-down); or after setting for output mode, leave these pins open. (Note 1, 2, 3, 4)
P45 / CS1 to P47 / CS3	Connect to Vcc via a resistor (pulled high) by setting the PD4 register's corresponding direction bit for CSi (i=1 to 3) to "0" (input mode) and the CSR register's CSi bit to "0" (chip select disabled).
BHE, ALE, HLDA, XOUT(Note 5), BCLK (Note 6)	Open
HOLD, RDY	Connect via resistor to Vcc2 (pull-up)
NMI (P85)	Connect via resistor to Vcc1 (pull-up)
AVcc	Connect to Vcc1
AVSS, VREF	Connect to Vss

Note 1: When setting the port for output mode and leave it open, be aware that the port remains in input mode until it is switched to output mode in a program after reset. For this reason, the voltage level on the pin becomes indeterminate, causing the power supply current to increase while the port remains in input mode. Furthermore, by considering a possibility that the contents of the direction registers could be changed by noise or noise-induced runaway, it is recommended that the contents of the direction registers be periodically reset in software, for the increased reliability of the program.

Note 2: Make sure the unused pins are processed with the shortest possible wiring from the microcomputer pins (within 2 cm).

Note 3: If the CNVss pin has the Vss level applied to it, these pins are set for input ports until the processor mode is switched over in a program after reset. For this reason, the voltage levels on these pins become indeterminate, causing the power supply current to increase while they remain set for input ports.

Note 4: When the ports P70 and P71 are set for output mode, make sure a low-level signal is output from the pins. The ports P70 and P71 are N-channel open-drain outputs.

Note 5: With external clock input to XIN pin.

Note 6: If the PM07 bit in the PM0 register is set to "1" (BCLK not output), connect this pin to Vcc2 via a resistor (pulled high).

Note 7: When not using all of the P11 to P14, the P11 to P14 pins may be left open by setting the PUR3 register's PU37 bit to "0" (P11 to P14 unusable) without causing any problem.





Figure 1.25.12. Unassigned Pins Handling



Electrical Characteristics

Table 1.26.1. Absolute Maximum Ratings

Symbol		Parameter	Condition	Rated value	Unit
VCC1, VCC2	Supply voltage		Vcc1=AVcc	-0.3 to 6.5	V
Vcc2	Supply vol	tage	Vcc2	-0.3 to Vcc1+0.1	V
AVcc	Analog sup	oply voltage	Vcc1=AVcc	-0.3 to 6.5	V
Vi	Input voltage	RESET, CNVss, BYTE, P60 to P67, P72 to P77, P80 to P87, P90 to P97, P100 to P107, P110 to P117, P140, P141, VREF, XIN		-0.3 to Vcc1+0.3	V
		P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P120 to P127, P130 to P137		-0.3 to Vcc2+0.3	V
		P70, P71		-0.3 to 6.5	V
Vo	Output voltage	P60 to P67, P72 to P77, P80 to P84, P86, P87, P90 to P97, P100 to P107, P110 to P117, P140, P141, XouT		-0.3 to Vcc1+0.3	V
		P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P120 to P127, P130 to P137		-0.3 to Vcc2+0.3	V
		P70, P71		-0.3 to 6.5	V
Pd	Power diss	sipation	Topr=25 °C	300	mW
Topr	Operating	ambient temperature		-20 to 85 / -40 to 85	°C
Tstg	Storage te	mperature		-65 to 150	°C



0		Parameter			Standard Min. Typ. Max.			
Symbol					Тур.	Max.	Unit	
VCC1, VCC2	Supply voltag	ge(Vcc1≥vcc2)		2.7	5.0	5.5	V	
AVcc	Analog suppl	log supply voltage			VCC1		V	
Vss	Supply voltag	je			0		V	
AVss	Analog suppl	y voltage			0		V	
	HIGH input	P31 to P37, P40 to P47, P50 to P57, P120 to	to P127, P130 to P137	0.8Vcc2		VCC2	V	
	voltage	P00 to P07, P10 to P17, P20 to P27, P30 (0	during single-chip mode)	0.8Vcc2		VCC2	V	
Viн		P00 to P07, P10 to P17, P20 to P27, P30 (data input during memory expansion and	d microprocessor modes)	0.5Vcc2		VCC2	V	
		P60 to P67, P72 to P77, P80 to P87, P90 to P110 to P117, P140, P141, XIN, RESET, CNVss, BYTE	o P97, P100 to P107,	0.8Vcc1		Vcc1	V	
		P70, P71		0.8Vcc1		6.5	V	
	LOW inpu	ut P31 to P37, P40 to P47, P50 to P57, P1201	to P127, P130 to P137	0		0.2Vcc2	V	
	voltage	P00 to P07, P10 to P17, P20 to P27, P30 (0	during single-chip mode)	0		0.2Vcc2	V	
VIL		P00 to P07, P10 to P17, P20 to P27, P30 (data input during memory expansion and	d microprocessor modes)	0		0.16Vcc2	V	
		P60 to P67, P70 to P77, P80 to P87, P90 to P110 to P117, P140, P141, XIN, RESET, CNVSS, BYTE	o P97, P100 to P107,	0		0.2Vcc1	V	
I OH (peak)	HIGH peak o current	utput P00 to P07, P10 to P17, P20 to P27,P30 to P37, P40 to P47, P50 to P57, P60 to P67,P72 to P77, P80 to P84,P86,P87,P90 to P97,P100 to P107, P110 to P117, P120 to P127, P130 to P137, P140, P141				-10.0	mA	
I _{OH (avg)}	HIGH averag output curren		67,P72 to P77, 100 to P107,			-5.0	mA	
I _{OL (peak)}	LOW peak or current	utput P00 to P07, P10 to P17, P20 to P2 P40 to P47, P50 to P57, P60 to P6 P80 to P84,P86,P87,P90 to P97,P1 P110 to P117, P120 to P127, P13	67,P70 to P77, 100 to P107,			10.0	mA	
I _{OL (avg)}	LOW average output curren		67,P70 to P77, 100 to P107,			5.0	mA	
£ (Xm)	Main clock in	put oscillation frequency	Vcc1=3.0 to 5.5V	0		16	MHz	
f (Xin)	(Note 4)		Vcc1=2.7 to 3.0V	0		20 X Vcc1-44	MHz	
f (Xcin)	Sub-clock os	Sub-clock oscillation frequency			32.768	50	kHz	
f (Ring)	Ring oscillation	cillation frequency			1		MHz	
f (PLL)	PLL clock os	cillation frequency (Note 4)	VCC1=3.0 to 5.5V	10		24	MHz	
			Vcc1=2.7 to 3.0V	10		46.67 X Vcc1- 116	MHz	
f (BCLK)	CPU operation			0		24	MHz	
Tsu(PLL)	PLL frequence	cy synthesizer stabilization wait time	Vcc1=5.0V			20	ms	
			VCC1=3.0V			50	ms	

Table 1.26.2.	Recommended	Operating	Conditions	(Note 1)
	Recommended	operating	Contaitions		

Note 1: Referenced to Vcc = Vcc1 = Vcc2 = 2.7 to 5.5V at Topr = -20 to 85 °C / -40 to 85 °C unless otherwise specified.

Note 2: The mean output current is the mean value within 100ms. Note 3: The total IoL (peak) for ports P0, P1, P2, P86, P87, P9, P10, P11, P140 and P141 must be 80mA max. The total IoL (peak) for ports P3, P4, P5, P6, P7, P80 to P84, P12, and P13 must be 80mA max. The total IoH (peak) for ports P0, P1, and P2 must be -40mA max. The total IOH (peak) for ports P3, P4, P5, P12, and P13 must be -40mA max. The total IOH (peak) for ports P6, P7, and P80 to P84 must be -40mA max. The total IoH (peak) for ports P86, P87, P9, P10, P11, P140, and P141 must be -40mA max.

Note 4: Relationship between main clock oscillation frequency, PLL clock oscillation frequency and supply voltage.



RENESAS Renesas Technology Corp.

Symbol		Parameter Measuring co			S	tandar	d	Unit
Symbol		Falametei		Measuring condition	Min.	Тур.	Max.	Unit
-	Resolution		VREF =				10	Bits
INL	Integral non- linearity error	10 bit	VREF= VCC1= 5V	ANo to AN7 input ANEX0, ANEX1 input External operation amp connection mode ANoo to AN07 input AN20 to AN27 input			±3 ±7	LSB
			VREF=	ANo to AN7 input			±5	LSB
			VREF= VCC1= 3.3V	ANEX0, ANEX1 input External operation amp connection mode AN00 to AN07 input AN20 to AN27 input			±7	LSB
		8 bit	VREF =V	/cc1=3.3V			±2	LSB
			-	ANo to AN7 input			±3	LSB
_	Absolute accuracy	10 bit	VREF= VCC1= 5V	ANEX0, ANEX1 input External operation amp connection mode AN00 to AN07 input AN20 to AN27 input			±7	LSB
				ANo to AN7 input			±5	LSB
			VREF= VCC1= 3.3V	ANEX0, ANEX1 input External operation amp connection mode ANoo to ANo7 input AN20 to AN27 input			±7	LSB
		8 bit	VRFF =V	/cc1=3.3V			±2	LSB
DNL	Differential no	on-linearity error			1		±1	LSB
_	Offset error						 ±3	LSB
_	Gain error						±3	LSB
RLADDER	Ladder resist	ance VREF =VCC1		CC1	10		40	kΩ
t CONV		Conversion time(10bit), Sample & hold function available		Vcc1=5V, ØAD=10MHz	3.3			μs
t CONV	Conversion time(8bit), Sample & hold function available		VREF =	VCC1=5V, ØAD=10MHz	2.8			μs
t SAMP	Sampling tim	e			0.3			μs
Vref	Reference vo	ltage			2.0		Vcc1	V
Via	Analog input	voltage			0		Vref	V

Note 1: Referenced to Vcc1=AVcc=VREF=3.3 to 5.5V, Vss=AVss=0V at Topr = -20 to 85 °C / -40 to 85 °C unless otherwise specified.

Note 2: If VCC1 > VCC2, do not use AN00 to AN07 and AN20 to AN27 as analog input pins.

Note 3: AD operation clock frequency (ØAD frequency) must be 10 MHz or less. And divide the fAD if Vcc1 is less than 4.2V, and make ØAD frequency equal to or lower than fAD/2.

Note 4: A case without sample & hold function turn ØAD frequency into 250 kHz or more in addition to a limit of Note 3. A case with sample & hold function turn ØAD frequency into 1MHz or more in addition to a limit of Note 3.

Table 1.26.4.	D-A Conversion	Characteristics	(Note 1)
---------------	-----------------------	-----------------	----------

Symbol	Parameter	Macouring condition	S	Unit		
Symbol	Falanetei	Measuring condition	Min.	Тур.	Max.	Unit
-	Resolution				8	Bits
-	Absolute accuracy				1.0	%
tsu	Setup time				3	μs
Ro	Output resistance		4	10	20	kΩ
IVREF	Reference power supply input current	(Note 2)			1.5	mA

Note 1: Referenced to Vcc1=VREF=3.3 to 5.5V, Vss=AVss=0V at Topr = -20 to 85 °C / -40 to 85 °C unless otherwise specified.

Note 2: This applies when using one D-A converter, with the D-A register for the unused D-A converter set to "0016". The A-D converter's ladder resistance is not included. Also, when D-A register contents are not "0016", the current IVREF always flows even though Vref may have been set to be unconnected by the A-D control register.



Symbol	Parameter	Measuring condition					
Cyrribol	Falametei	Measuring condition	Min.	Тур.	Max	Unit	
-	Word program time			30	200	μs	
-	Block erase time			1	4	s	
-	Erase all unlocked blocks time			1 X n	4 X n	s	
_	Lock bit program time			30	200	μs	
tps	Flash memory circuit stabilization wait time				15	μs	

Table 1.26.5. Flash Memory Version Electrical Characteristics (Note 1) 100 times guarantee article

Note 1: Referenced to Vcc1=4.5 to 5.5V, 3.0 to 3.6V at Topr = 0 to 60 °C unless otherwise specified.

Note 2: n denotes the number of block erases.

Table 1.26.6. Flash Memory Version Electrical Characteristics (Note 1) 10000 times guarantee article (block1 and block A(Note 3))

Symbol	Parameter	Measuring condition					
Cymbol	Falameter	Measuring condition	Min.	Тур.	Max	Unit	
-	Word program time			30	T.B.D	μs	
-	Block erase time			1	T.B.D	s	
-	Erase all unlocked blocks time			1 X n	T.B.D	S	
-	Lock bit program time			30	T.B.D	μs	
tPS	Flash memory circuit stabilization wait time				15	μs	

Note 1: Referenced to Vcc1=4.5 to 5.5V, 3.0 to 3.6V at Topr = 0 to 60 °C unless otherwise specified.

Note 2: n denotes the number of block erases.

Note 3: Shown here are the rated values for block 1 and block A when they have been programmed and erased more than 1,000 times. The rated values up to 1,000 times of programming and erasure are the same for all blocks as those products that are guaranteed of 100 times of programming and erasure.

Table 1.26.7. Flash Memory Version Program/Erase Voltage and Read Operation Voltage Characteristics (at Topr = 0 to 60° C)

Flash program, erase voltage	Flash read operation voltage
$Vcc1$ = 3.3 V \pm 0.3 V or 5.0 V \pm 0.5 V	Vcc1=2.7 to 5.5 V



Table 1.26.8. Low Voltage Detection Circuit Electrical Characteristics (Note 1)

Symbol	Parameter	Parameter Measuring condition		Unit		
		inedealing containent	Min.	Тур.	Max.	Unit
Vdet4	Voltage down detection voltage (Note 1)		3.3	3.8	4.4	V
Vdet3	Reset level detection voltage (Notes 1, 2)		2.2	2.8	3.6	V
Vdet3s	Low voltage reset retention voltage	Vcc1=0.8 to 5.5V	0.8			V
Vdet3r	Low voltage reset release voltage (Note 3)		2.2	2.9	4.0	V
Vdet2	RAM retention limit detection voltage (Note 1)		1.4	2.0	2.7	V

Note 1: Vdet4 > Vdet3 > Vdet2

Note 2: Where reset level detection voltage is less than 2.7 V, if the supply power voltage is greater than the reset level detection voltage, the operation at f(BCLK) ≤ 10MHz is guaranteed.

Note 3: Vdet3r > Vdet3 is not guaranteed.

Table 1.26.9. Power Supply Circuit Timing Characteristics

Symbol	Parameter	Measuring condition		Standard		ا الم
		Modeaning contaition	Min.	Тур.	Max.	Unit
td(P-R)	Time for internal power supply stabilization during powering-on				2	ms
td(R-S)	STOP release time	Vcc1=2.7 to 5.5V			150	μs
td(W-S)	Low power dissipation mode wait mode release time	VCC1=2.7 10 5.5V			150	μs
td(M-L)	Time for internal power supply stabilization when main clock oscillation starts				50	μs
td(S-R)	Hardware reset 2 release wait time	Vcc1=Vdet3r to 5.5V		6 (Note)	20	ms
td(E-A)	Low voltage detection circuit operation start time	Vcc1=2.7 to 5.5V			20	μs

Note : When VCC1 = 5V

Vcc1







Symbol		Param	neter	Measuring condition		Standard		Unit
					Min.	Тур.	Max.	Unit
Vон	HIGH output voltage	P60 to P67,P72 to P7 P100 to P107,P110 to	77,P80 to P84,P86,P87,P90 to P97, o P117,P140,P141	Іон=-5mA	Vcc1-2.0		Vcc1	v
VOH			17,P20 to P27,P30 to P37, 57,P120 to P127,P130 to P137	Iон=-5mA(Note 2)	Vcc2-2.0		Vcc2	
Vон	HIGH output voltage	P100 to P107,P110 to		Іон=-200μА	Vcc1-0.3		Vcc1	v
VOIT			17,P20 to P27,P30 to P37, 57,P120 to P127,P130 to P137	Іон=-200µА(Note 2)	Vcc2-0.3		Vcc2	
	HIGH output	voltage Xout	HIGHPOWER	IOH=-1mA	Vcc1-2.0		Vcc1	v
Vон	morroupu	voltage X001	LOWPOWER	Іон=-0.5mA	Vcc1-2.0		Vcc1	7 °
	HIGH output	voltage Xcout	HIGHPOWER	With no load applied		2.5		V
		Ŭ	LOWPOWER	With no load applied		1.6		1.
Vol	LOW output voltage	P60 to P67,P70 to P7 P100 to P107,P110 to	77,P80 to P84,P86,P87,P90 to P97, o P117,P140,P141	lol=5mA			2.0	v
VOL			17,P20 to P27,P30 to P37, 57,P120 to P127,P130 to P137	IoL=5mA(Note 2)			2.0	- v
Vol	LOW output voltage	P100 to P107,P110 to		Ιοι=200μΑ			0.45	- v
VOL			17,P20 to P27,P30 to P37, 57,P120 to P127,P130 to P137	IoL=200µA(Note 2)			0.45	v
Vol	LOW output	voltage Xout	HIGHPOWER	IoL=1mA			2.0	v
VOL	LOW Output	LOW output voltage XOUT	LOWPOWER	IOL=0.5mA			2.0	- v
		LOW output voltage Xcout	HIGHPOWER	With no load applied		0		
	LOW output	voltage Xcout	LOWPOWER	With no load applied		0		- V
Vt+-Vt-	Hysteresis	HOLD, RDY, TAO TBOIN to TB5IN, IN ADTRG, CTS0 to C CLK0 to CLK4,TA KI0 to KI3, RxD0 to	NTo to INT5, NMI, CTS2, SCL, SDA, 20ut to TA4out,		0.2		1.0	v
VT+-VT-	Hysteresis	RESET			0.2		2.2	V
Іін	HIGH input current	P40 to P47,P50 to P80 to P87,P90 to	P17,P20 to P27,P30 to P37, P57,P60 to P67,P70 to P77, P97,P100 to P107,P110 to P117, 30 to P137,P140,P141, /ss, BYTE	Vi=5V			5.0	μΑ
lı∟	LOW input current	P40 to P47,P50 to P80 to P80 to P87,P90 to P	P17,P20 to P27,P30 to P37, P57,P60 to P67,P70 to P77, P97,P100 to P107,P110 to P117, to P137,P140,P141, ss, BYTE	VI=0V			-5.0	μΑ
Rpullup	Pull-up resistance	P40 to P47,P50 to P P80 to P84,P86,P87	17,P20 to P27,P30 to P37, 57,P60 to P67,P72 to P77, P90 to P97,P100 to P107, to P127,P130 to P137,P140,P141	Vi=0V	30	50	170	kΩ
RfXIN	Feedback re	sistance XIN				1.5		MΩ
Rfxcin	Feedback re	sistance Xcin				15		MΩ
VRAM	RAM retention	on voltage		At stop mode	2.0			V

Table 1.26.10. Electrical Characteristics (Note 1)

Note 1: Referenced to Vcc=Vcc1=Vcc2=4.2 to 5.5V, Vss=0V at Topr = -20 to 85 °C / -40 to 85 °C, f(BCLK)=24MHz unless otherwise specified. Note 2: Where the product is used at Vcc1 = 5 V and Vcc2 = 3 V, refer to the 3 V version value for the pin specified value on the Vcc2 port side.



Symbol	Parameter		Measuring condition		Standard			11.1
Cymbol	1 01			C C	Min.	Тур.	Max.	Unit
		In single-chip mode, the output pins are open and other pins are	Mask ROM	f(BCLK)=24MHz, No division, PLL operation		14	20	mA
		Vss		No division, Ring oscillation		1		mA
			Flash memory	f(BCLK)=24MHz, No division, PLL operation		18	27	mA
				No division, Ring oscillation		1.8		mA
			Flash memory Program	f(BCLK)=10MHz, Vcc1=5.0V		15		mA
			Flash memory Erase	f(BCLK)=10MHz, Vcc1=5.0V		25		mA
Icc	Power supply current (Vcc1=4.0 to 5.5V)		Mask ROM	f(Xcin)=32kHz, Low power dissipation mode, ROM(Note 3)		25		μA
	(vcc1=4.0 10 3.3 v)	,	Flash memory	f(BCLK)=32kHz, Low power dissipation mode, RAM(Note 3)		25		μA
			f(BCLK)=32kHz Low power dissipation mode, Flash memory(Note 3)		420		μA	
				Ring oscillation, Wait mode		50		μΑ
			Mask ROM	f(BCLK)=32kHz, Wait mode (Note 2), Oscillation capacity High		7.5		μA
			Flash memory	f(BCLK)=32kHz, Wait mode(Note 2), Oscillation capacity Low		2.0		μA
				Stop mode, Topr=25°C		0.8	3.0	μA
ldet4	Voltage down detection dissipation	ation current (Note 4)				0.7	4	μA
ldet3	Reset area detection dissipation	on current (Note 4)				1.2	8	μA
ldet2	RAM retention limit detection of	dissipation current (Note 4)				1.1	6	μA

Table 1.26.11. Electrical Characteristics (2) (Note 1)

Note 1: Referenced to Vcc=Vcc1=Vcc2=4.2 to 5.5V, Vss=0V at Topr = -20 to 85 °C / -40 to 85 °C, f(BCLK)=24MHz unless otherwise specified. Note 2: With one timer operated using fc32. Note 3: This indicates the memory in which the program to be executed exists. Note 4: Idet is dissipation current when the following bit is set to "1" (detection circuit enabled). Idet4: VC27 bit of VCR2 register Idet3: VC26 bit of VCR2 register Idet2: VC25 bit of VCR2 register



Timing Requirements

(VCC1 = VCC2 = 5V, VSS = 0V, at Topr = - 20 to 85°C / - 40 to 85°C unless otherwise specified)

Table 1.26.12. External Clock Input (XIN input)

Symbol	Parameter	Stan	Unit	
		Min.	Max.	Unit
tc	External clock input cycle time	62.5		ns
tw(H)	External clock input HIGH pulse width	25		ns
tw(L)	External clock input LOW pulse width	25		ns
tr	External clock rise time		15	ns
tr	External clock fall time		15	ns

Table 1.26.13. Memory Expansion Mode and Microprocessor Mode

Symbol	Deveneter	Star	dard	Linit
	Parameter	Min.	Max.	Unit
tac1(RD-DB)	Data input access time (for setting with no wait)		(Note 1)	ns
tac2(RD-DB)	Data input access time (for setting with wait)		(Note 2)	ns
tac3(RD-DB)	Data input access time (when accessing multiplex bus area)		(Note 3)	ns
tsu(DB-RD)	Data input setup time	40		ns
tsu(RDY-BCLK)	RDY input setup time	30		ns
tsu(HOLD-BCLK)	HOLD input setup time	40		ns
th(RD-DB)	Data input hold time	0		ns
th(BCLK -RDY)	RDY input hold time	0		ns
th(BCLK-HOLD)	HOLD input hold time	0		ns
td(BCLK-HLDA)	HLDA output delay time		40	ns

Note 1: Calculated according to the BCLK frequency as follows:

Note 2: Calculated according to the BCLK frequency as follows:

$$\frac{(n-0.5) \times 10^9}{f(BCLK)} - 45$$
 [ns] n is "2" for 1-wait setting, "3" for 2-wait setting and "4" for 3-wait setting.

Note 3: Calculated according to the BCLK frequency as follows:

$$\frac{(n-0.5) \times 10^9}{f(BCLK)} - 45$$
 [ns] n is "2" for 2-wait setting, "3" for 3-wait setting.



Timing Requirements

(VCC1 = VCC2 = 5V, VSS = 0V, at Topr = - 20 to 85°C / - 40 to 85°C unless otherwise specified)

Table 1.26.14. Timer A Input (Counter Input in Event Counter Mode)

Symbol	Parameter	Standard		1.1
		Min.	Max.	Unit
tc(TA)	TAin input cycle time	100		ns
tw(TAH)	TAin input HIGH pulse width	40		ns
tw(TAL)	TAin input LOW pulse width	40		ns

Table 1.26.15. Timer A Input (Gating Input in Timer Mode)

Symbol	Parameter	Standard		
		Min.	Max.	Unit
tc(TA)	TAin input cycle time	400		ns
tw(TAH)	TAin input HIGH pulse width	200		ns
tw(TAL)	TAin input LOW pulse width	200		ns

Table 1.26.16. Timer A Input (External Trigger Input in One-shot Timer Mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	Unit
tc(TA)	TAin input cycle time	200		ns
tw(TAH)	TAilN input HIGH pulse width	100		ns
tw(TAL)	TAin input LOW pulse width	100		ns

Table 1.26.17. Timer A Input (External Trigger Input in Pulse Width Modulation Mode)

Symbol	Parameter	Stan	Linit	
		Min.	Max.	Unit
tw(TAH)	TAin input HIGH pulse width	100		ns
tw(TAL)	TAin input LOW pulse width	100		ns

Table 1.26.18. Timer A Input (Counter Increment/decrement Input in Event Counter Mode)

Symbol	Parameter	Star	1.1 14	
		Min.	Max.	Unit
tc(UP)	TAiout input cycle time	2000		ns
tw(UPH)	TAiout input HIGH pulse width	1000		ns
tw(UPL)	TAiout input LOW pulse width	1000		ns
tsu(UP-TIN)	TAiout input setup time	400		ns
th(TIN-UP)	TAiout input hold time	400		ns

Table 1.26.19. Timer A Input (Two-phase Pulse Input in Event Counter Mode)

Symbol	Parameter	Standard		Linit
		Min.	Max.	Unit
tc(TA)	TAiin input cycle time	800		ns
tsu(TAIN-TAOUT)	TAiout input setup time	200		ns
tsu(TAOUT-TAIN)	TAin input setup time	200		ns



Timing Requirements

(VCC1 = VCC2 = 5V, VSS = 0V, at Topr = - 20 to 85°C / - 40 to 85°C unless otherwise specified)

Symbol	Parameter	Star	Standard	
		Min.	Max.	Unit
tc(TB)	TBin input cycle time (counted on one edge)	100		ns
tw(TBH)	TBin input HIGH pulse width (counted on one edge)	40		ns
tw(TBL)	TBin input LOW pulse width (counted on one edge)	40		ns
tc(TB)	TBin input cycle time (counted on both edges)	200		ns
tw(TBH)	TBin input HIGH pulse width (counted on both edges)	80		ns
tw(TBL)	TBin input LOW pulse width (counted on both edges)	80		ns

Table 1.26.21. Timer B Input (Pulse Period Measurement Mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	Unit
tc(TB)	TBin input cycle time	400		ns
tw(TBH)	TBin input HIGH pulse width	200		ns
tw(TBL)	TBin input LOW pulse width	200		ns

Table 1.26.22. Timer B Input (Pulse Width Measurement Mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	Unit
tc(TB)	TBin input cycle time	400		ns
tw(TBH)	TBin input HIGH pulse width	200		ns
tw(TBL)	TBin input LOW pulse width	200		ns

Table 1.26.23. A-D Trigger Input

Symbol	Parameter	Standard		Unit
		Min.	Max.	Offic
tc(AD)	ADTRG input cycle time (trigger able minimum)	1000		ns
tw(ADL)	ADTRG input LOW pulse width	125		ns

Table 1.26.24. Serial I/O

Symbol	Parameter	Standard		Unit
		Min.	Max.	Unit
tc(CK)	CLKi input cycle time	200		ns
tw(CKH)	CLKi input HIGH pulse width	100		ns
tw(CKL)	CLKi input LOW pulse width	100		ns
td(C-Q)	TxDi output delay time		80	ns
th(C-Q)	TxDi hold time	0		ns
tsu(D-C)	RxDi input setup time	30		ns
th(C-D)	RxDi input hold time	90		ns

Table 1.26.25. External Interrupt INTi Input

Symbol	Parameter	Standard		Unit
		Min.	Max.	Onit
tw(INH)	INTi input HIGH pulse width	250		ns
tw(INL)	INTi input LOW pulse width	250		ns



R R C

DBi

Switching Characteristics

(VCC1 = VCC2 = 5V, VSS = 0V, at Topr = - 20 to 85°C / - 40 to 85°C unless otherwise specified)

Symbol	Parameter	Measuring condition	Standard		الم ال
			Min.	Max.	Unit
td(BCLK-AD)	Address output delay time			25	ns
\mathbf{t} h(BCLK-AD)	Address output hold time (refers to BCLK)		4		ns
t h(RD-AD)	Address output hold time (refers to RD)		0		ns
t h(WR-AD)	Address output hold time (refers to WR)	1	(Note 2)		ns
td(BCLK-CS)	Chip select output delay time	-		25	ns
th(BCLK-CS)	Chip select output hold time (refers to BCLK)		4		ns
$t_{d(BCLK-ALE)}$	ALE signal output delay time			25	ns
\mathbf{t} h(BCLK-ALE)	ALE signal output hold time	Figure 1.26.1	-4		ns
$t_{d(BCLK-RD)}$	RD signal output delay time			25	ns
$\mathbf{t}_{h(BCLK-RD)}$	RD signal output hold time		0		ns
$t_{d(BCLK-WR)}$	WR signal output delay time	-		25	ns
$\mathbf{t}_{h(BCLK-WR)}$	WR signal output hold time	· · · · · · · · · · · · · · · · · · ·	0		ns
td(BCLK-DB)	Data output delay time (refers to BCLK)			40	ns
$t_{h(BCLK\text{-}DB)}$	Data output hold time (refers to BCLK)(Note 3)		4		ns
td(DB-WR)	Data output delay time (refers to WR)		(Note 1)		ns
t h(WR-DB)	Data output hold time (refers to WR)(Note 3)		(Note 2)		ns

Note 1: Calculated according to the BCLK frequency as follows:

 $\frac{0.5 \text{ X } 10^9}{\text{f(BCLK)}} - 40$ [ns]

f(BCLK) is 12.5MHz or less.

Note 2: Calculated according to the BCLK frequency as follows:

0.5 X 10⁹ f(BCLK) - 10 [ns]

Note 3: This standard value shows the timing when the output is off, and does not show hold time of data bus.

Hold time of data bus varies with capacitor volume and pull-up (pull-down) resistance value.

Hold time of data bus is expressed in

 $t = -CR X \ln (1 - VOL / VCC2)$

by a circuit of the right figure.

For example, when VoL = 0.2Vcc2, C = 30pF, R = 1k Ω , hold time of output "L" level is

 $t = -30 pF X 1 k\Omega X ln (1 - 0.2 Vcc2 / Vcc2)$ = 6.7ns.

P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 P10

Figure 1.26.1. Ports P0 to P10 Measurement Circuit



Switching Characteristics

(VCC1 = VCC2 = 5V, VSS = 0V, at Topr = - 20 to 85°C / - 40 to 85°C unless otherwise specified)

Table 1.26.27. Memory Expansion and Microprocessor Modes
(for 1- to 3-wait setting and external area access)

Symphol	Parameter	Measuring condition	Standard		1.1
Symbol			Min.	Max.	Unit
td(BCLK-AD)	Address output delay time			25	ns
th(BCLK-AD)	Address output hold time (refers to BCLK)		4		ns
th(RD-AD)	Address output hold time (refers to RD)		0		ns
th(WR-AD)	Address output hold time (refers to WR)		(Note 2)		ns
td(BCLK-CS)	Chip select output delay time			25	ns
th(BCLK-CS)	Chip select output hold time (refers to BCLK)		4		ns
td(BCLK-ALE)	ALE signal output delay time			25	ns
th(BCLK-ALE)	ALE signal output hold time	Figure 1.26.1	-4		ns
td(BCLK-RD)	RD signal output delay time			25	ns
th(BCLK-RD)	RD signal output hold time		0		ns
td(BCLK-WR)	WR signal output delay time			25	ns
th(BCLK-WR)	WR signal output hold time		0		ns
td(BCLK-DB)	Data output delay time (refers to BCLK)			40	ns
th(BCLK-DB)	Data output hold time (refers to BCLK)(Note 3)		4		ns
td(DB-WR)	Data output delay time (refers to WR)	1	(Note 1)		ns
th(WR-DB)	Data output hold time (refers to WR)(Note 3)		(Note 2)		ns

Note 1: Calculated according to the BCLK frequency as follows:

 $\frac{(n-0.5) \times 10^9}{f(BCLK)} - 40$ [ns]

n is "1" for 1-wait setting, "2" for 2-wait setting and "3" for 3-wait setting. When n=1, f(BCLK) is 12.5MHz or less.

Note 2: Calculated according to the BCLK frequency as follows:

Note 3: This standard value shows the timing when the output is off, and does not show hold time of data bus. Hold time of data bus varies with capacitor volume and pull-up (pull-down) resistance value. Hold time of data bus is expressed in $t = -CR \times ln (1 - VOL / VCC2)$

by a circuit of the right figure. For example, when VOL = 0.2VCC2, C = 30pF, R = $1k\Omega$, hold time of output "L" level is

 $t = -30 pF X 1 k\Omega X ln (1 - 0.2 VCC2 / VCC2)$ = 6.7ns. 

Switching Characteristics

(VCC1 = VCC2 = 5V, VSS = 0V, at Topr = - 20 to 85°C / - 40 to 85°C unless otherwise specified)

Symbol	Parameter	Measuring condition	Standard		
			Min.	Max.	Unit
td(BCLK-AD)	Address output delay time	Figure 1.26.1		25	ns
t h(BCLK-AD)	Address output hold time (refers to BCLK)		4		ns
t h(RD-AD)	Address output hold time (refers to RD)		(Note 1)		ns
t h(WR-AD)	Address output hold time (refers to WR)		(Note 1)		ns
td(BCLK-CS)	Chip select output delay time			25	ns
t h(BCLK-CS)	Chip select output hold time (refers to BCLK)		4		ns
t h(RD-CS)	Chip select output hold time (refers to RD)		(Note 1)		ns
t h(WR-CS)	Chip select output hold time (refers to WR)		(Note 1)		ns
td(BCLK-RD)	RD signal output delay time			25	ns
t h(BCLK-RD)	RD signal output hold time		0		ns
td(BCLK-WR)	WR signal output delay time			25	ns
th(BCLK-WR)	WR signal output hold time		0		ns
td(BCLK-DB)	Data output delay time (refers to BCLK)			40	ns
t h(BCLK-DB)	Data output hold time (refers to BCLK)		4		ns
td(DB-WR)	Data output delay time (refers to WR)		(Note 2)		ns
t h(WR-DB)	Data output hold time (refers to WR)		(Note 1)		ns
td(BCLK-ALE)	ALE signal output delay time (refers to BCLK)			25	ns
th(BCLK-ALE)	ALE signal output hold time (refers to BCLK)		- 4		ns
td(AD-ALE)	ALE signal output delay time (refers to Address)		(Note 3)		ns
th(ALE-AD)	ALE signal output hold time (refers to Adderss)		(Note 4)		ns
td(AD-RD)	RD signal output delay from the end of Adress		0		ns
td(AD-WR)	WR signal output delay from the end of Adress		0		ns
tdZ(RD-AD)	Address output floating start time			8	ns

Table 1.26.28. Memory Expansion and Microprocessor Modes

Note 1: Calculated according to the BCLK frequency as follows:

Note 2: Calculated according to the BCLK frequency as follows:

Note 3: Calculated according to the BCLK frequency as follows:

Note 4: Calculated according to the BCLK frequency as follows:























Figure 1.26.7. Timing Diagram (6)














Symbol		Poro	meter	Measuring condition		Standard	ł	
Symbol		Pala	ineter	Measuring condition	Min.	Тур.	Max.	Unit
Vон	HIGH output voltage	P40 to P47,P50 to P80 to P84,P86,P8	P17,P20 to P27,P30 to P37, P57,P60 to P67,P72 to P77, 37,P90 to P97,P100 to P107, 0 to P127,P130 to P137,P140,P141	Іон=-1mA	Vcc-0.5		Vcc	v
	HIGH output	voltage Xout	HIGHPOWER	Іон=-0.1mA	Vcc-0.5		Vcc	v
Vон		vonage xoon	LOWPOWER	Іон=-50μА	Vcc-0.5		Vcc	
	HIGH output	voltage XCOUT	HIGHPOWER	With no load applied		2.5		v
		· • · · · · · · · · · · · · · · · · · ·	LOWPOWER	With no load applied		1.6		
Vol	LOW output voltage	P40 to P47,P50 to P80 to P84,P86,P	P17,P20 to P27,P30 to P37, P57,P60 to P67,P70 to P77, 87,P90 to P97,P100 to P107, 20 to P127,P130 to P137,P140,P141	loL=1mA			0.5	v
		Vour	HIGHPOWER	IoL=0.1mA			0.5	
Vol	LOW output v	oltage Xour	LOWPOWER	Ιοι=50μΑ			0.5	V
	LOW output v	oltage XCOUT	HIGHPOWER	With no load applied		0		
		ollage Acour	LOWPOWER	With no load applied		0		V
Vt+-Vt-		HOLD, RDY, TA0 TB0IN to TB5IN, IN ADTRG, CTS0 to C CLK0 to CLK4, TA KI0 to KI3, RxD0 to	ITo to INT5, NMI, ITS2, SCL, SDA, 20uт to TA4out,		0.2		0.8	v
VT+-VT-	Hysteresis	RESET			0.2	(0.7)	1.8	V
Ін	HIGH input current	P40 to P47,P50 to P80 to P87,P90 to	P17,P20 to P27,P30 to P37, P57,P60 to P67,P70 to P77, P97,P100 to P107,P110 to P117, 0 to P137,P140,P141, /ss, BYTE	Vi=3V			4.0	μA
lı.	LOW input current	P40 to P47,P50 to P80 to P87,P90 to	P17,P20 to P27,P30 to P37, P57,P60 to P67,P70 to P77, P97,P100 to P107,P110 to P117, 0 to P137,P140,P141, 'ss, BYTE	VI=0V			-4.0	μΑ
Rpullup		P40 to P47,P50 to P80 to P84,P86,P8	P17,P20 to P27,P30 to P37, P57,P60 to P67,P72 to P77, 37,P90 to P97,P100 to P107, 0 to P127,P130 to P137,P140,P141	Vi=0V	50	100	500	kΩ
Rfxin	Feedback resis	stance XIN				3.0		MΩ
RfxCIN	Feedback resis	stance Xcin				25		MΩ
Vram	RAM retention	voltage		At stop mode	2.0			V

Table 1.26.29. Electrical Characteristics (Note)

Note 1 : Referenced to Vcc=Vcc1=Vcc2=2.7 to 3.3V, Vss=0V at Topr = -20 to 85 °C / -40 to 85 °C, f(BCLK)=10MHz unless otherwise specified. Note 2 : Vcc1 for the port P6 to P11 and P14, and Vcc2 for the port P0 to P5 and P12 to P13.



Symbol	Par	ameter	N	leasuring condition		Standard		Unit
0,11201				icacar ing containent	Min.	Тур.	Max.	Unit
		In single-chip mode, the output pins are open and other pins are	Mask ROM	f(BCLK)=10MHz, No division		8	11	mA
		Vss		No division, Ring oscillation		1		mA
			Flash memory	f(BCLK)=10MHz, No division		8	13	mA
				No division, Ring oscillation		1.8		mA
			Flash memory Program	f(BCLK)=10MHz, Vcc1=3.0V		12		mA
			Flash memory Erase	f(BCLK)=10MHz, Vcc1=3.0V		22		mA
Icc	Power supply current (Vcc1=2.7 to 3.6V)		Mask ROM	f(Xcin)=32kHz, Low power dissipation mode, ROM(Note 3)		25		μΑ
	(VCC1=2.7 10 3.0V)		Flash memory	f(BCLK)=32kHz, Low power dissipation mode, RAM(Note 3)		25		μA
				f(BCLK)=32kHz, Low power dissipation mode, Flash memory(Note 3)		420		μA
				Ring oscillation, Wait mode		45		μA
			Mask ROM	f(BCLK)=32kHz, Wait mode (Note 2), Oscillation capacity High		6.0		μA
			Flash memory	f(BCLK)=32kHz, Wait mode (Note 2), Oscillation capacity Low		1.8		μΑ
				Stop mode, Topr=25°C		0.7	3.0	μA
ldet4	Voltage down detection dissipa	ation current (Note 4)				0.6	4	μA
ldet3	Reset level detection dissipation	on current (Note 4)				0.4	2	μA
ldet2	RAM retention limit detection of	lissipation current (Note 4)				0.9	4	μA

Table 1.26.30. Electrical Characteristics (2) (Note 1)

Note 1: Referenced to Vcc=Vcc1=Vcc2=2.7 to 3.3V, Vss=0V at Topr = -20 to 85 °C / -40 to 85 °C, f(BCLK)=10MHz unless otherwise specified.

Note 1: Referenced to VCc=VCc1=VCc2=2.7 to 3.3V, VSS=0V at 1 opr = -20 to 85 °C / -40 to 85 Note 2: With one timer operated using fC32. Note 3: This indicates the memory in which the program to be executed exists. Note 4: Idet is dissipation current when the following bit is set to "1" (detection circuit enabled). Idet4: VC27 bit of VCR2 register Idet3: VC26 bit of VCR2 register Idet2: VC25 bit of VCR2 register



Timing Requirements

(VCC1 = VCC2 = 3V, VSS = 0V, at Topr = - 20 to 85°C / - 40 to 85°C unless otherwise specified)

Table 1.26.31. External Clock Input (XIN input)

Symbol	Parameter	Stan	dard	Unit
Symbol	Falanleter	Min.	Max.	Unit
tc	External clock input cycle time	100		ns
tw(H)	External clock input HIGH pulse width	40		ns
tw(L)	External clock input LOW pulse width	40		ns
tr	External clock rise time		18	ns
tr	External clock fall time		18	ns

Table 1.26.32. Memory Expansion and Microprocessor Modes	Table 1.26.32.	Memory Ex	pansion and	Microproces	sor Modes
--	----------------	-----------	-------------	-------------	-----------

Symbol	Parameter	Stan	dard	Lloit
Symbol	Parameter	Min.	Max.	Unit
tac1(RD-DB)	Data input access time (for setting with no wait)		(Note 1)	ns
tac2(RD-DB)	Data input access time (for setting with wait)		(Note 2)	ns
tac3(RD-DB)	Data input access time (when accessing multiplex bus area)		(Note 3)	ns
tsu(DB-RD)	Data input setup time	50		ns
tsu(RDY-BCLK)	RDY input setup time	40		ns
tsu(HOLD-BCLK)	HOLD input setup time	50		ns
th(RD-DB)	Data input hold time	0		ns
th(BCLK -RDY)	RDY input hold time	0		ns
th(BCLK-HOLD)	HOLD input hold time	0		ns
td(BCLK-HLDA)	HLDA output delay time		40	ns

Note 1: Calculated according to the BCLK frequency as follows:

Note 2: Calculated according to the BCLK frequency as follows:

$$\frac{(n-0.5) \times 10^9}{f(BCLK)} - 60$$
 [ns] n is "2" for 1-wait setting, "3" for 2-wait setting and "4" for 3-wait setting.

Note 3: Calculated according to the BCLK frequency as follows:

$$\frac{(n-0.5) \times 10^9}{f(BCLK)} - 60$$
 [ns] n is "2" for 2-wait setting, "3" for 3-wait setting.



Timing Requirements

(VCC1 = VCC2 = 3V, VSS = 0V, at Topr = - 20 to 85°C / - 40 to 85°C unless otherwise specified)

Table 1.26.33. Timer A Input (Counter Input in Event Counter Mode)

Cumphia	Dozemeter	Standard		l lociti
Symbol	Parameter	Min.	Max.	Unit
tc(TA)	TAin input cycle time	150		ns
tw(TAH)	TAin input HIGH pulse width	60		ns
tw(TAL)	TAilN input LOW pulse width	60		ns

Table 1.26.34. Timer A Input (Gating Input in Timer Mode)

		Stan	dard	
Symbol	Parameter	Min.	Max.	Unit
tc(TA)	TAil input cycle time	600		ns
tw(TAH)	TAil input HIGH pulse width	300		ns
tw(TAL)	TAin input LOW pulse width	300		ns

Table 1.26.35. Timer A Input (External Trigger Input in One-shot Timer Mode)

Symbol	Parameter	Stan	dard	Unit
Symbol	Parameter Min.		Max.	Unit
tc(TA)	TAilN input cycle time	300		ns
tw(TAH)	TAilN input HIGH pulse width	150		ns
tw(TAL)	TAiln input LOW pulse width	150		ns

Table 1.26.36. Timer A Input (External Trigger Input in Pulse Width Modulation Mode)

Cump hal	Deremeter	Stan	dard	Linit
Symbol	Parameter	Min.	Max.	Unit
tw(TAH)	TAiın input HIGH pulse width	150		ns
tw(TAL)	TAin input LOW pulse width	150		ns

Table 1.26.37. Timer A Input (Counter Increment/decrement Input in Event Counter Mode)

Currente el	Decomptor	Stan	dard	l la it
Symbol	Parameter	Min.	Max.	Unit
tc(UP)	TAiout input cycle time	3000		ns
tw(UPH)	TAiout input HIGH pulse width	1500		ns
tw(UPL)	TAiout input LOW pulse width	1500		ns
tsu(UP-TIN)	TAiout input setup time	600		ns
th(TIN-UP)	TAiout input hold time	600		ns

Table 1.26.38. Timer A Input (Two-phase Pulse Input in Event Counter Mode)

Symbol	Parameter	er Standard Unit		Linit
Symbol	Farameter			
tc(TA)	TAiln input cycle time	2		μs
tsu(TAIN-TAOUT)	TAiout input setup time	500		ns
tsu(TAOUT-TAIN)	TAin input setup time	500		ns



Timing Requirements

(VCC1 = VCC2 = 3V, VSS = 0V, at Topr = - 20 to 85°C / - 40 to 85°C unless otherwise specified)

Table 1.26.39. Timer B Input (Counter Input in Event Counter Mode)
--

Currents et	Deventer	Parameter	dard	Unit
Symbol Parameter	Parameter	Min.	Max.	Unit
tc(TB)	TBin input cycle time (counted on one edge)	150		ns
tw(TBH)	TBin input HIGH pulse width (counted on one edge)	60		ns
tw(TBL)	TBin input LOW pulse width (counted on one edge) 60			ns
tc(TB)	TBin input cycle time (counted on both edges)	300		ns
tw(TBH)	TBin input HIGH pulse width (counted on both edges)	120		ns
tw(TBL)	TBin input LOW pulse width (counted on both edges)	120		ns

Table 1.26.40. Timer B Input (Pulse Period Measurement Mode)

Symbol	Parameter	Standard Min. Max.	Unit	
Symbol	Falameter			
tc(TB)	TBin input cycle time	600		ns
tw(TBH)	TBilN input HIGH pulse width	300		ns
tw(TBL)	TBin input LOW pulse width	300		ns

Table 1.26.41. Timer B Input (Pulse Width Measurement Mode)

Symbol	Parameter	Standard Min. Max.	Unit	
Symbol	i didineter			
tc(TB)	TBiin input cycle time	600		ns
tw(TBH)	TBin input HIGH pulse width	300		ns
tw(TBL)	TBin input LOW pulse width	300		ns

Table 1.26.42. A-D Trigger Input

Symbol	Parameter		Standard	
Symbol	i diameter	Min. Max.	Unit	
tc(AD)	ADTRG input cycle time (trigger able minimum)			ns
tw(ADL)	ADTRG input LOW pulse width			ns

Table 1.26.43. Serial I/O

Symbol	Parameter	Standard	Unit	
Symbol	Falameter	Min.	Max.	Unit
tc(CK)	CLKi input cycle time	300		ns
tw(CKH)	CLKi input HIGH pulse width	150		ns
tw(CKL)	CLKi input LOW pulse width	150		ns
td(C-Q)	TxDi output delay time		160	ns
th(C-Q)	TxDi hold time	0		ns
tsu(D-C)	RxDi input setup time	50		ns
th(C-D)	RxDi input hold time	90		ns

Table 1.26.44. External Interrupt INTi Input

Symbol	Parameter	Standard Min. Max.	Unit	
	i aldinetei		Onit	
tw(INH)	INTi input HIGH pulse width	380		ns
tw(INL)	INTi input LOW pulse width	380		ns



$VCC1 \ge VCC2 = 3V$

Switching Characteristics

(VCC1 = VCC2 = 3V, VSS = 0V, at Topr = - 20 to 85°C / - 40 to 85°C unless otherwise specified)

Oursels al	Denerseter	Measuring condition	Stan	dard	Linit
Symbol	Parameter		Min.	Max.	Unit
td(BCLK-AD)	Address output delay time			30	ns
th(BCLK-AD)	Address output hold time (refers to BCLK)		4		ns
t h(RD-AD)	Address output hold time (refers to RD)]	0		ns
th(WR-AD)	Address output hold time (refers to WR)		(Note 2)		ns
td(BCLK-CS)	Chip select output delay time			30	ns
th(BCLK-CS)	Chip select output hold time (refers to BCLK)		4		ns
td(BCLK-ALE)	ALE signal output delay time			30	ns
th(BCLK-ALE)	ALE signal output hold time	Figure 1.26.11	-4		ns
td(BCLK-RD)	RD signal output delay time			30	ns
th(BCLK-RD)	RD signal output hold time		0		ns
td(BCLK-WR)	WR signal output delay time			30	ns
th(BCLK-WR)	WR signal output hold time		0		ns
td(BCLK-DB)	Data output delay time (refers to BCLK)			40	ns
th(BCLK-DB)	Data output hold time (refers to BCLK)(Note 3)	1	4		ns
td(DB-WR)	Data output delay time (refers to WR)]	(Note 1)		ns
th(WR-DB)	Data output hold time (refers to WR)(Note 3)		(Note 2)		ns

Table 1.26.45	Memory Ex	pansion, Microp	processor Modes	(for setting	g with no wait)
---------------	-----------	-----------------	-----------------	--------------	-----------------

Note 1: Calculated according to the BCLK frequency as follows:

 $\frac{0.5 \text{ X } 10^9}{\text{f(BCLK)}} - 40$ [ns]

f(BCLK) is 12.5MHz or less.

Note 2: Calculated according to the BCLK frequency as follows:

0.5 X 10⁹ f(BCLK) - 10 [ns]

Note 3: This standard value shows the timing when the output is off, and does not show hold time of data bus.

Hold time of data bus varies with capacitor volume and pull-up (pull-down) resistance value.

Hold time of data bus is expressed in

 $t = -CR X \ln (1 - VOL / VCC2)$

by a circuit of the right figure.

For example, when VOL = 0.2VCC2, C = 30pF, R = 1k Ω , hold time of output "L" level is

$$t = -30 pF X 1 k\Omega X ln (1 - 0.2 VCC2 / VCC2)$$

= 6.7ns.



P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 P10

Figure 1.26.11. Ports P0 to P10 Measurement Circuit



$VCC1 \ge VCC2 = 3V$

Switching Characteristics

(VCC1 = VCC2 = 3V, VSS = 0V, at Topr = - 20 to 85°C / - 40 to 85°C unless otherwise specified)

Table 1.26.46. Memory expansion and Microprocessor Modes (for 1- to 3-wait setting and external area access)

O maked	Demonster	Measuring condition Sta		dard	1.1
Symbol	Parameter	Measuring condition	Min.	Max.	Unit
td(BCLK-AD)	Address output delay time			30	ns
th(BCLK-AD)	Address output hold time (refers to BCLK)		4		ns
th(RD-AD)	Address output hold time (refers to RD)		0		ns
t h(WR-AD)	Address output hold time (refers to WR)		(Note 2)		ns
td(BCLK-CS)	Chip select output delay time	1		30	ns
th(BCLK-CS)	Chip select output hold time (refers to BCLK)		4		ns
$t_{d(BCLK-ALE)}$	ALE signal output delay time	Figure 1.26.11		30	ns
th(BCLK-ALE)	ALE signal output hold time]	-4		ns
$t_{d(BCLK-RD)}$	RD signal output delay time			30	ns
t h(BCLK-RD)	RD signal output hold time	1	0		ns
td(BCLK-WR)	WR signal output delay time			30	ns
t h(BCLK-WR)	WR signal output hold time		0		ns
td(BCLK-DB)	Data output delay time (refers to BCLK)			40	ns
t h(BCLK-DB)	Data output hold time (refers to BCLK)(Note 3)	1	4		ns
td(DB-WR)	Data output delay time (refers to WR)	1	(Note 1)		ns
t h(WR-DB)	Data output hold time (refers to WR)(Note 3)	1	(Note 2)		ns

Note 1: Calculated according to the BCLK frequency as follows:

(n-0.5) X 10⁹ f(BCLK) - 40 [ns]

n is "1" for 1-wait setting, "2" for 2-wait setting and "3" for 3-wait setting. When n=1, f(BCLK) is 12.5MHz or less.

Note 2: Calculated according to the BCLK frequency as follows:

Note 3: This standard value shows the timing when the output is off, and does not show hold time of data bus. Hold time of data bus varies with capacitor volume and pull-up

(pull-down) resistance value.

Hold time of data bus is expressed in $t = -CR X \ln (1 - VOL / VCC2)$

by a circuit of the right figure.

For example, when VoL = 0.2Vcc2, C = 30pF, R = 1k Ω , hold time of output "L" level is

t = -30pF X 1k Ω X In (1 -0.2VCC2/VCC2)







$VCC1 \ge VCC2 = 3V$

Switching Characteristics

(VCC1 = VCC2 = 3V, VSS = 0V, at Topr = - 20 to 85°C / - 40 to 85°C, unless otherwise specified)

<u> </u>			Standard		
Symbol	Parameter	Measuring condition	Min.	Max.	Unit
td(BCLK-AD)	Address output delay time			50	ns
th(BCLK-AD)	Address output hold time (refers to BCLK)		4		ns
t h(RD-AD)	Address output hold time (refers to RD)		(Note 1)		ns
t h(WR-AD)	Address output hold time (refers to WR)		(Note 1)		ns
td(BCLK-CS)	Chip select output delay time			50	ns
th(BCLK-CS)	Chip select output hold time (refers to BCLK)		4		ns
th(RD-CS)	Chip select output hold time (refers to RD)		(Note 1)		ns
th(WR-CS)	Chip select output hold time (refers to WR)		(Note 1)		ns
td(BCLK-RD)	RD signal output delay time			40	ns
t h(BCLK-RD)	RD signal output hold time	Figure 1.26.11	0		ns
td(BCLK-WR)	WR signal output delay time			40	ns
th(BCLK-WR)	WR signal output hold time		0		ns
td(BCLK-DB)	Data output delay time (refers to BCLK)			50	ns
th(BCLK-DB)	Data output hold time (refers to BCLK)		4		ns
$t_{d(DB-WR)}$	Data output delay time (refers to WR)		(Note 2)		ns
t h(WR-DB)	Data output hold time (refers to WR)		(Note 1)		ns
td(BCLK-ALE)	ALE signal output delay time (refers to BCLK)			40	ns
th(BCLK-ALE)	ALE signal output hold time (refers to BCLK)		- 4		ns
td(AD-ALE)			(Note 3)		ns
t h(ALE-AD)	ALE signal output hold time (refers to Adderss)		(Note 4)		ns
td(AD-RD)	RD signal output delay from the end of Address		0		ns
td(AD-WR)	WR signal output delay from the end of Address		0		ns
tdZ(RD-AD)	Address output floating start time			8	ns

Table 1.26.47. Memory expansion and Microprocessor Modes (for 2- to 3-wait setting, external area access and multiplex bus selection)

Note 1: Calculated according to the BCLK frequency as follows:

Note 2: Calculated according to the BCLK frequency as follows:

 $\frac{(n-0.5) \times 10^9}{f(BCLK)} -50$ [ns] n is "2" for 2-wait setting, "3" for 3-wait setting.

Note 3: Calculated according to the BCLK frequency as follows:

Note 4: Calculated according to the BCLK frequency as follows:









Figure 1.26.13. Timing Diagram (2)























Flash Memory Version

Flash Memory Performance

The flash memory version is functionally the same as the mask ROM version except that it internally contains flash memory.

The flash memory version has three modes—CPU rewrite, standard serial input/output, and parallel input/ output modes—in which its internal flash memory can be operated on.

Table 1.27.1 shows the outline performance of flash memory version (refer to "Table 1.1.1. Performance outline of M16C/62P group" for the items not listed in Table 1.27.1.).

Item		Specification	
Flash memory operating mode		3 modes (CPU rewrite, standard serial I/O, parallel I/O)	
Erase block	User ROM area	Refer to "Figure 1.27.1. Flash Memory Block Diagram"	
ETase DIOCK	Boot ROM area	1 block (4 Kbytes) (Note 1)	
Method for prog	ram	In units of word, in units of byte (Note 2)	
Method for eras	ure	Collective erase, block erase	
Program, erase	control method	Program and erase controlled by software command	
Protect method		Protected for each block by lock bit	
Number of com	mands	8 commands	
Number of program and erasure		100 times, 1,000 times/10,000 times (option) (Note 3, 4)	
Data Retention		10 years	
ROM code protection		Parallel I/O and standard serial I/O modes are supported.	

Table 1.27.1. Flash Memory Version Specifications

Note 1: The boot ROM area contains a standard serial I/O mode rewrite control program which is stored in it when shipped from the factory. This area can only be rewritten in parallel input/output mode.

Note 2: Can be programmed in byte units in only parallel input/output mode.

Note 3: Block 1 and block A are guaranteed of 10,000 times of programming and erasure. All other blocks are guaranteed of 1,000 times of programming and erasure. (Under development; mass production scheduled to start in the 3rd quarter of 2003)

Note 4: Definition of programming and erasure times

The programming and erasure times are defined to be per-block erasure times. For example, assume a case where a 4K-byte block A is programmed in 2,048 operations by writing one word at a time and erased thereafter.

In this case, the block is reckoned as having been programmed and erased once.

If a product is guaranteed of 100 times of programming and erasure, each block in it can be erased up to 100 times. When guaranteed of 10,000 times of programming and erasure, block 1 and block A can each be erased up to 10,000 times. All other blocks can each be erased up to 1,000 times.



Flash memory	CPU rewrite mode (Note 1)	Standard serial I/O mode	Parallel I/O mode
rewrite mode			
Function	The user ROM area is rewrit- ten by executing software commands from the CPU. EW0 mode: Can be rewritten in any area other than the flash memory (Note 2) EW1 mode: Can be rewritten in the flash memory	The user ROM area is rewrit- ten by using a dedicated se- rial programmer. Standard serial I/O mode 1: Clock sync serial I/O Standard serial I/O mode 2: UART	The boot ROM and user ROM areas are rewritten by using a dedicated parallel programmer.
Areas which	User ROM area	User ROM area	User ROM area
can be rewritten			Boot ROM area
Operation	Single chip mode	Boot mode	Parallel I/O mode
mode	Memory expansion mode		
	(EW0 mode)		
	Boot mode (EW0 mode)		
ROM	None	Serial programmer	Parallel programmer
programmer			

Table 1.27.2. Flash Memory Rewrite Modes Overview

Note 1: The PM13 bit remains set to "1" while the FMR0 register FMR01 bit = 1 (CPU rewrite mode enabled). The PM13 bit is reverted to its original value by clearing the FMR01 bit to "0" (CPU rewrite mode disabled). However, if the PM13 bit is changed during CPU rewrite mode, its changed value is not reflected until after the FMR01 bit is cleared to "0".

Note 2: When in CPU rewrite mode, the PM10 and PM13 bits in the PM1 register are set to "1". The rewrite control program can only be executed in the internal RAM or in an external area that is enabled for use when the PM13 bit = 1. When the PM13 bit = 0 and the flash memory is used in 4M-byte mode, the extended accessible area (4000016 to BFFFF16) cannot be used.



1. Memory Map

The ROM in the flash memory version is separated between a user ROM area and a boot ROM area. Figure 1.27.1 shows the block diagram of flash momoery. The user ROM area has a 4K-byte block A, in addition to the area that stores a program for microcomputer operation during singe-chip or memory expansion mode.

The user ROM area is divided into several blocks, each of which can individually be protected (locked) against programming or erasure. The user ROM area can be rewritten in all of CPU rewrite, standard serial input/output, and parallel input/output modes. Block A is enabled for use by setting the PM1 register's PM10 bit to "1" (block A enabled, CS2 area at addresses 1000016 to 26FFF16).

The boot ROM area is located at addresses that overlap the user ROM area, and can only be rewritten in parallel input/output mode. After a hardware reset that is performed by applying a high-level signal to the CNVss and P50 pins and a low-level signal to the P55 pin, the program in the boot ROM area is executed. After a hardware reset that is performed by applying a low-level signal to the CNVss pin, the program in the user ROM area is executed (but the boot ROM area cannot be read).



Figure 1.27.1. Flash Memory Block Diagram



Boot Mode

After a hardware reset which is performed by applying a low-level signal to the P55 pin and a high-level signal to the CNVss and P50 pins, the microcomputer is placed in boot mode, thereby executing the program in the boot ROM area.

During boot mode, the boot ROM and user ROM areas are switched over by the FMR05 bit in the FMR0 register.

The boot ROM area contains a standard serial input/output mode based rewrite control program which was stored in it when shipped from the factory.

The boot ROM area can be rewritten in parallel input/output mode. Prepare an EW0 mode based rewrite control program and write it in the boot ROM area, and the flash memory can be rewritten as suitable for the system.

Functions To Prevent Flash Memory from Rewriting

To prevent the flash memory from being read or rewritten easily, parallel input/output mode has a ROM code protect and standard serial input/output mode has an ID code check function.

• ROM Code Protect Function

The ROM code protect function inhibits the flash memory from being read or rewritten during parallel input/output mode. Figure 1.27.2 shows the ROMCP register.

The ROMCP register is located in the user ROM area. The ROMCP1 bit consists of two bits. The ROM code protect function is enabled by clearing one or both of two ROMCP1 bits to "0" when the ROMCR bits are not '002,' with the flash memory thereby protected against reading or rewriting. Conversely, when the ROMCR bits are '002' (ROM code protect removed), the flash memory can be read or rewritten. Once the ROM code protect function is enabled, the ROMCR bits cannot be changed during parallel input/output mode. Therefore, use standard serial input/output or other modes to rewrite the flash memory.

• ID Code Check Function

Use this function in standard serial input/output mode. Unless the flash memory is blank, the ID codes sent from the programmer and the ID codes written in the flash memory are compared to see if they match. If the ID codes do not match, the commands sent from the programmer are not accepted. The ID code consists of 8-bit data, the areas of which, beginning with the first byte, are 0FFFDF16, 0FFFE316, 0FFFE316, 0FFFE316, 0FFFF316, 0FFFF716, and 0FFFFB16. Prepare a program in which the ID codes are preset at these addresses and write it in the flash memory.



Bit symbol	Bit name Reserved bit Reserved bit	Function Set this bit to "1"	RW RW
			RW
	Reserved bit	Cat this hit to "4"	
		Set this bit to "1"	RW
	Reserved bit	Set this bit to "1"	
	Reserved bit	Set this bit to "1"	RW
ROMCR	ROM code protect reset bit (Note 2, Note 4)	00: Removes protect	RW
		10: 11: Enables ROOMCP1 bit	RW
ROMCP1	ROM code protect level 1 set bit	00: 01: Protect enabled	RW
		10: J 11: Protect disabled	RW
enabled), it mode.	the flash memory is disable	ed against reading and rewriting in	n
	ROMCP1 are set to enabled), t mode. are set to '112,' RON ified durin	Bit (Note 2, Note 4) ROMCP1 ROM code protect level 1 set bit (Note 1, Note 3, Note 4) are set to other than '002' and the RC enabled), the flash memory is disable t mode. are set to '002' when the ROMCR bits '112,' ROM code protect level 1 is rem	ROMCR ROM code protect reset bit (Note 2, Note 4) 00: Removes protect 00: Removes protect 01: 10: 10: 10: 11: 10: 10: 11: 10: 10:

Note 3: The ROMCP1 bits are effective when the ROMCR bits are '012,' '102,' or '112.'

Note 4: Once any of these bits is cleared to "0", it cannot be set back to "1". If a memory block that contains the ROMCP register is erased, the ROMCP register is set to 'FF16.'

Figure 1.27.2. ROMCP Register



Figure 1.27.3. Address for ID Code Stored



CPU Rewrite Mode

In CPU rewrite mode, the user ROM area can be rewritten by executing software commands from the CPU. Therefore, the user ROM area can be rewritten directly while the microcomputer is mounted on-board without having to use a ROM programmer, etc.

In CPU rewrite mode, only the user ROM area shown in Figure 1.27.1 can be rewritten and the boot ROM area cannot be rewritten. Make sure the Program and the Block Erase commands are executed only on each block in the user ROM area.

During CPU rewrite mode, the user ROM area be operated on in either Erase Write 0 (EW0) mode or Erase Write 1 (EW1) mode. Table 1.27.3 lists the differences between Erase Write 0 (EW0) and Erase Write 1 (EW1) modes.

Item	EW0 mode	EW1 mode		
Operation mode	Single chip mode	Single chip mode		
	 Memory expansion mode 			
	Boot mode			
Areas in which a	User ROM area	User ROM area		
rewrite control	Boot ROM area			
program can be located				
Areas in which a	Must be transferred to any area other	Can be executed directly in the user		
rewrite control	than the flash memory (e.g., RAM)	ROM area		
program can be executed	before being executed (Note 2)			
Areas which can be	User ROM area	User ROM area		
rewritten		However, this does not include the area		
		in which a rewrite control program		
		exists		
Software command	None	Program, Block Erase command		
limitations		Cannot be executed on any block in		
		which a rewrite control program exists		
		Erase All Unlocked Block command		
		Cannot be executed when the lock bit		
		for any block in which a rewrite control		
		program exists is set to "1" (unlocked)		
		or the FMR0 register's FMR02 bit is set		
		to "1" (lock bit disabled)		
		Read Status Register command		
		Cannot be executed		
Modes after Program or	Read Status Register mode	Read Array mode		
Erase				
CPU status during Auto	Operating	Hold state (I/O ports retain the state in		
Write and Auto Erase		which they were before the command		
		was executed) ^(Note 1)		
Flash memory status	• Read the FMR0 register's FMR00,	Read the FMR0 register's FMR00,		
detection	FMR06, and FMR07 bits in a	FMR06, and FMR07 bits in a program		
	program			
	• Execute the Read Status Register			
	command to read the status			
	1			

Table 1.27.3. EW0 Mode and EW1 Mode

Note 1: Make sure no interrupts (except NMI and watchdog timer interrupts) and DMA transfers will occur.

Note 2: When in CPU rewrite mode, the PM10 and PM13 bits in the PM1 register are set to "1". The rewrite control program can only be executed in the internal RAM or in an external area that is enabled for use when the PM13 bit = 1. When the PM13 bit = 0 and the flash memory is used in 4M-byte mode, the extended accessible area (4000016 to BFFFF16) cannot be used.



• EW0 Mode

The microcomputer is placed in CPU rewrite mode by setting the FMR0 register's FMR01 bit to "1" (CPU rewrite mode enabled), ready to accept commands. In this case, because the FMR1 register's FMR11 bit = 0, EW0 mode is selected. The FMR01 bit can be set to "1" by writing "0" and then "1" in succession. Use software commands to control program and erase operations. Read the FMR0 register or status register to check the status of program or erase operation at completion.

• EW1 Mode

EW1 mode is selected by setting FMR11 bit to "1" (by writing "0" and then "1" in succession) after setting the FMR01 bit to "1" (by writing "0" and then "1" in succession).

Read the FMR0 register to check the status of program or erase operation at completion. The status register cannot be read during EW1 mode.



Renesas microcomputers M16C / 62P Group

Figure 1.27.4 shows the FIDR, FMR0 and FMR1 registers.

FMR00 Bit

This bit indicates the operating status of the flash memory. The bit is "0" when the Program, Erase, or Lock Bit program is running; otherwise, the bit is "1".

FMR01 Bit

The microcomputer is made ready to accept commands by setting the FMR01 bit to "1" (CPU rewrite mode). During boot mode, make sure the FMR05 bit also is "1" (user ROM area access).

FMR02 Bit

The lock bit set for each block can be disabled by setting the FMR02 bit to "1" (lock bit disabled). (Refer to the description of the data protect function.) The lock bits set are enabled by setting the FMR02 bit to "0". The FMR02 bit only disables the lock bit function and does not modify the lock bit data (lock bit status flag). However, if the Erase command is executed while the FMR02 bit is set to "1", the lock bit data changes state from "0" (locked) to "1" (unlocked) after Erase is completed.

FMSTP Bit

This bit is provided for initializing the flash memory control circuits, as well as for reducing the amount of current consumed in the flash memory. Setting the FMSTP bit to "1" makes the internal flash memory inaccessible. Therefore, make sure the FMSTP bit is modified in other than the flash memory area. In the following cases, set the FMSTP bit to "1":

- When flash memory access resulted in an error while erasing or programming in EW0 mode (FMR00 bit not reset to "1" (ready))
- When entering low power mode or ring low power mode

Figure 1.27.7 shows a flow chart to be followed before and after entering low power mode.

Note that when going to stop or wait mode, the FMR0 register does not need to be set because the power for the internal flash memory is automatically turned off and is turned back on again after returning from stop or wait mode.

FMR05 Bit

This bit switches between the boot ROM and user ROM areas during boot mode. Set this bit to "0" when accessing the boot ROM area (for read) or "1" (user ROM access) when accessing the user ROM area (for read, write, or erase).

FMR06 Bit

This is a read-only bit indicating the status of auto program operation. The bit is set to "1" when a program error occurs; otherwise, it is cleared to "0". For details, refer to the description of the full status check.

FMR07 Bit

This is a read-only bit indicating the status of auto erase operation. The bit is set to "1" when an erase error occurs; otherwise, it is cleared to "0". For details, refer to the description of the full status check.

Figure 1.27.5 and 1.27.6 show the setting and resetting of EW0 mode and EW1 mode, respectively.

FMR11 Bit

Setting this bit to "1" places the microcomputer in EW1 mode.

FMR16 Bit

This is a read-only bit indicating the execution result of the Read Lock Bit Status command.



Г

ĶĶĶĶ	ŢП	Sym FID			After reset XXXXX002	
		Bit symbol	Bit name		Function	RW
		FIDR0	Flash module type	^{b1 b0} 0 0: M16	C/62N, M3062GF8N type flash module	RO
		FIDR1	identification value	1 0: M16	C/62P type flash module C/62M, M16C/62A type flash module	RO
		(b7-b2)	 Nothing is assigned. When write, set to "0". When read, their contents are indeterminate. 			
		es on-chip fla	-	6C/62 grou	up. Note, however, no chip version is kn	own
(2) Read F (3) Check t Make sure	IDR regis two low-c e no acce two instr	order bits of ress to externa ructions no. 1	I memories or other SF and no. 2.	Rs or no i	interrupts or DMA transfers will occur be	twee
b7 b6 b5 b4 b3 b)2 b1 b0	Sym FM			After reset XX0000012	
		Bit symbol	Bit name		Function	RV
		FMR00	RY/BY status flag		0: Busy (being written or erased) 1: Ready	RC
		FMR01	CPU rewrite mode sel (Note 1)	ect bit	0: Disables CPU rewrite mode 1: Enables CPU rewrite mode	RW
		FMR02	Lock bit disable select bit (Note 2)		0: Enables lock bit 1: Disables lock bit	RW
L		FMSTP	Flash memory stop bit (Note 3, Note 5))	I	0: Enables flash memory operation 1: Stops flash memory operation (placed in low power mode, flash memory initialized)	RW
l l		(b4)	Reserved bit		Must always be set to "0"	RV
		FMR05	User ROM area select bit (Note 3) (Effective in only boot mode)		0: Boot ROM area is accessed 1: User ROM area is accessed	RW
		FMR06	Program status flag (N	lote 4)	0: Terminated normally 1: Terminated in error	RC
		FMR07	Erase status flag (Note	e 4)	0: Terminated normally 1: Terminated in error	RC
	this bit v	when the NM er than the	flash memory. " and then "1" in suc	cession v	 b, while in EW0 mode, write to this b when the FMR01 bit = 1. Make sure " after writing "0". 	
Write to a progra Note 2: To set th interrupt: Note 3: Write to Note 4: This flag Note 5: Effective can be s nor initia Note 6: This stat	his bit to ts or no l this bit f g is clear e when t set to "1" alized. tus inclu / contro	DMA transfe rom a progr red to "0" by he FMR01 t ' by writing " ides writing bl register Sym	am in other than the executing the Clear bit = 1 (CPU rewrite r 1" in a program, the or reading with the L 1 bol Address	Status co node). If flash men ock Bit P	ommand. the FMR01 bit = 0, although the FM mory is neither placed in low power rogram or Read Lock Bit Status con After reset	mode
Write to a progra Note 2: To set th interrupt: Note 3: Write to Note 4: This flag Note 5: Effective can be s nor initia Note 6: This stat	his bit to ts or no l this bit f g is clear e when ti set to "1" alized. tus inclu	DMA transfe rom a progr red to "0" by he FMR01 l by writing " des writing ol register Sym FMI	am in other than the executing the Clear bit = 1 (CPU rewrite r 1" in a program, the or reading with the L 1 bol Address R1 01B516	Status co node). If flash men ock Bit P	ommand. the FMR01 bit = 0, although the FM mory is neither placed in low power rogram or Read Lock Bit Status con After reset IX00XX0X2	mode nman
Write to a progra Note 2: To set th interrupt: Note 3: Write to Note 3: Write to Note 4: This flag Note 5: Effective can be s nor initia Note 6: This stat	his bit to ts or no l this bit f g is clear e when t set to "1" alized. tus inclu / contro	DMA transfe from a progr red to "0" by he FMR01 t by writing " des writing ol register Sym FMI Bit symbol	am in other than the executing the Clear oit = 1 (CPU rewrite r 1" in a program, the or reading with the L 1 bol Address R1 01B516 Bit name	Status co node). If flash men ock Bit P	ommand. the FMR01 bit = 0, although the FM mory is neither placed in low power rogram or Read Lock Bit Status con After reset)X00XX0X2 Function	mode nman
Write to a progra Note 2: To set th interrupt Note 3: Write to Note 3: Write to Note 4: This flag Note 5: Effective can be s nor initia Note 6: This stat	his bit to ts or no l this bit f g is clear e when t set to "1" alized. tus inclu / contro	DMA transfe from a progr red to "0" by he FMR01 t by writing " des writing ol register Sym FMI Bit symbol (b0)	am in other than the executing the Clear oit = 1 (CPU rewrite r 1" in a program, the or reading with the L 1 bol Address R1 01B516 Bit name Reserved bit	Status co node). If flash mer ock Bit P	ommand. the FMR01 bit = 0, although the FM mory is neither placed in low power rogram or Read Lock Bit Status con After reset IX00XX0X2 Function The value in this bit when read is indeterminate.	mode
Write to a progra Note 2: To set th interrupt: Note 3: Write to Note 4: This flag Note 5: Effective can be s nor initia Note 6: This stat	his bit to ts or no l this bit f g is clear e when t set to "1" alized. tus inclu / contro	DMA transfe from a progr red to "0" by he FMR01 t by writing " des writing ol register Sym FMI Bit symbol	am in other than the executing the Clear oit = 1 (CPU rewrite r 1" in a program, the or reading with the L 1 bol Address R1 01B516 Bit name	Status co node). If flash mer ock Bit P	ommand. the FMR01 bit = 0, although the FM mory is neither placed in low power rogram or Read Lock Bit Status con After reset IX00XX0X2 Function The value in this bit when read is	mode nman
Write to a progra Note 2: To set th interrupt: Note 3: Write to Note 4: This flag Note 5: Effective can be s nor initia Note 6: This stat	his bit to ts or no l this bit f g is clear e when t set to "1" alized. tus inclu / contro	DMA transfe from a progr red to "0" by he FMR01 t by writing " des writing ol register Sym FMI Bit symbol (b0)	am in other than the executing the Clear oit = 1 (CPU rewrite r 1" in a program, the or reading with the L 1 bol Address R1 01B516 Bit name Reserved bit EW1 mode select bit (Status co node). If flash mer ock Bit P	ommand. the FMR01 bit = 0, although the FM mory is neither placed in low power rogram or Read Lock Bit Status con After reset IX00XX0X2 Function The value in this bit when read is indeterminate. 0: EW0 mode	RW RV
Write to a progra Note 2: To set th interrupt: Note 3: Write to Note 3: Write to Note 4: This flag Note 5: Effective can be s nor initia Note 6: This stat	his bit to ts or no l this bit f g is clear e when t set to "1" alized. tus inclu / contro	DMA transfe from a progr red to "0" by he FMR01 t by writing " des writing ol register Sym FMI Bit symbol (b0) FMR11	am in other than the executing the Clear oit = 1 (CPU rewrite r 1" in a program, the or reading with the L 1 bol Address R1 01B516 Bit name Reserved bit EW1 mode select bit (Note)	Status co node). If flash mer ock Bit P	ommand. the FMR01 bit = 0, although the FM mory is neither placed in low power rogram or Read Lock Bit Status con After reset IX00XX0X2 Function The value in this bit when read is indeterminate. 0: EW0 mode 1: EW1 mode The value in this bit when read is	mode nman RW RO
Write to a progra Note 2: To set th interrupt: Note 3: Write to Note 4: This flag Note 5: Effective can be s nor initia Note 6: This stat	his bit to ts or no l this bit f g is clear e when t set to "1" alized. tus inclu / contro	DMA transferror a progr rom a progr red to "0" by he FMR01 t by writing " des writing ol register Sym FMI Bit symbol (b0) FMR11 (b3-b2)	am in other than the executing the Clear it = 1 (CPU rewrite r 1" in a program, the or reading with the L bol Address R1 01B516 Bit name Reserved bit EW1 mode select bit (Note) Reserved bit	Status co node). If flash mer ock Bit P	ommand. the FMR01 bit = 0, although the FM mory is neither placed in low power rogram or Read Lock Bit Status con After reset XX00XX0X2 Function The value in this bit when read is indeterminate. 0: EW0 mode 1: EW1 mode The value in this bit when read is indeterminate.	RW RO RV RC







Figure 1.27.5. Setting and Resetting of EW0 Mode







Flash Memory



Figure 1.27.7. Processing Before and After Low Power Dissipation Mode



Precautions on CPU Rewrite Mode

Described below are the precautions to be observed when rewriting the flash memory in CPU rewrite mode.

(1) Operation Speed

Before entering CPU rewrite mode (EW0 or EW1 mode), select 10 MHz or less for CPU clock using the CM06 bit in the CM0 register and the CM17 to CM16 bits in the CM1 register. Also, set the PM17 bit in the PM1 register to "1" (with wait state).

(2) Instructions to Prevent from Using

The following instructions cannot be used in EW0 mode because the flash memory's internal data is referenced: UND instruction, INTO instruction, JMPS instruction, JSRS instruction, and BRK instruction.

(3) Interrupts

EW0 Mode

- Any interrupt which has a vector in the variable vector table can be used providing that its vector is transferred into the RAM area.
- The NMI and watchdog timer interrupts can be used because the FMR0 register and FMR1 register are initialized when one of those interrupts occurs. The jump addresses for those interrupt service routines should be set in the fixed vector table.

Because the rewrite operation is halted when a $\overline{\text{NMI}}$ or watchdog timer interrupt occurs, the rewrite program must be executed again after exiting the interrupt service routine.

• The address match interrupt cannot be used because the flash memory's internal data is referenced.

EW1 Mode

- Make sure that any interrupt which has a vector in the variable vector table or address match interrupt will not be accepted during the auto program or auto erase period.
- Avoid using watchdog timer interrupts.
- The NMI interrupt can be used because the FMR0 register and FMR1 register are initialized when this interrupt occurs. The jump address for the interrupt service routine should be set in the fixed vector table.

Because the rewrite operation is halted when a NMI interrupt occurs, the rewrite program must be executed again after exiting the interrupt service routine.

(4) How to Access

To set the FMR01, FMR02, or FMR11 bit to "1", write "0" and then "1" in succession. This is necessary to ensure that no interrupts or DMA transfers will occur before writing "1" after writing "0". Also only when $\overline{\text{NMI}}$ pin is "H" level.

(5) Writing in the User ROM Space

EW0 Mode

 If the power supply voltage drops while rewriting any block in which the rewrite control program is stored, a problem may occur that the rewrite control program is not correctly rewritten and, consequently, the flash memory becomes unable to be rewritten thereafter. In this case, standard serial I/O or parallel I/O mode should be used.

EW1 Mode

• Avoid rewriting any block in which the rewrite control program is stored.



(6) DMA Transfer

In EW1 mode, make sure that no DMA transfers will occur while the FMR0 register's FMR00 bit = 0 (during the auto program or auto erase period).

(7) Writing Command and Data

Write the command code and data at even addresses.

(8) Wait Mode

When shifting to wait mode, set the FMR01 bit to "0" (CPU rewrite mode disabled) before executing the WAIT instruction.

(9) Stop Mode

When shifting to stop mode, the following settings are required:

• Set the FMR01 bit to "0" (CPU rewrite mode disabled) and disable DMA transfers before setting the CM10 bit to "1" (stop mode).

• Execute the JMP.B instruction subsequent to the instruction which sets the CM10 bit to "1" (stop mode)

Example program BSET 0, CM1 ; Stop mode JMP.B L1

L1:

Program after returning from stop mode

(10) Low Power Dissipation Mode and Ring Oscillator Low Power Dissipation Mode

If the CM05 bit is set to "1" (main clock stop), the following commands must not be executed.

- Program
- Block erase
- Erase all unlocked blocks
- Lock bit program



Software Commands

Software commands are described below. The command code and data must be read and written in 16bit units, to and from even addresses in the user ROM area. When writing command code, the 8 highorder bits (D1t–D8) are ignored.

Table 1.27.4. Software Commands

	First bus cycle			Second bus cycle			
Command	Mode	Address	Data (Do to D7)	Mode	Address	Data (Do to D7)	
Read array	Write	X	xxFF16				
Read status register	Write	Х	xx70 16	Read	Х	SRD	
Clear status register	Write	Х	xx50 16				
Program	Write	WA	xx4016	Write	WA	WD	
Block erase	Write	Х	xx2016	Write	BA	xxD016	
Erase all unlocked block ^(Note)	Write	Х	xxA7 16	Write	Х	xxD016	
Lock bit program	Write	BA	xx77 16	Write	BA	xxD016	
Read lock bit status	Write	Х	xx71 16	Write	BA	xxD016	

Note: It is only blocks 0 to 12 that can be erased by the Erase All Unlocked Block command.

Block A cannot be erased. Use the Block Erase command to erase block A.

SRD: Status register data (D7 to D0)

WA: Write address (Make sure the address value specified in the the first bus cycle is the same even address as the write address specified in the second bus cycle.)

WD: Write data (16 bits)

BA: Uppermost block address (even address, however)

X: Any even address in the user ROM area

xx: High-order 8 bits of command code (ignored)

Read Array Command (FF16)

This command reads the flash memory.

Writing 'xxFF16' in the first bus cycle places the microcomputer in read array mode. Enter the read address in the next or subsequent bus cycles, and the content of the specified address can be read in 16-bit units.

Because the microcomputer remains in read array mode until another command is written, the contents of multiple addresses can be read in succession.

Read Status Register Command (7016)

This command reads the status register.

Write 'xx7016' in the first bus cycle, and the status register can be read in the second bus cycle. (Refer to "Status Register.") When reading the status register too, specify an even address in the user ROM area.

Do not execute this command in EW1 mode.



Clear Status Register Command (5016)

This command clears the status register to "0".

Write 'xx5016' in the first bus cycle, and the FMR06 to FMR07 bits in the FMR0 register and SR4 to SR5 in the status register will be cleared to "0".

Program Command (4016)

This command writes data to the flash memory in 1 word (2 byte) units.

Write 'xx4016' in the first bus cycle and write data to the write address in the second bus cycle, and an auto program operation (data program and verify) will start. Make sure the address value specified in the first bus cycle is the same even address as the write address specified in the second bus cycle.

Check the FMR00 bit in the FMR0 register to see if auto programming has finished. The FMR00 bit is "0" during auto programming and set to "1" when auto programming is completed.

Check the FMR06 bit in the FMR0 register after auto programming has finished, and the result of auto programming can be known. (Refer to "Full Status Check.")

Note that each block can be disabled from being programmed by a clock bit (Refer to "Data Protect Function"). Be careful not to write over the already programmed addresses.

In EW1 mode, do not execute this command on any address at which the rewrite control program is located.

In EW0 mode, the microcomputer goes to read status register mode at the same time auto programming starts, making it possible to read the status register. The status register bit 7 (SR7) is cleared to "0" at the same time auto programming starts, and set back to "1" when auto programming finishes. In this case, the microcomputer remains in read status register mode until a read command is written next. The result of auto programming can be known by reading the status register after auto programming has finished.



Figure 1.27.8. Program Command



Block Erase

Write 'xx2016' in the first bus cycle and write 'xxD016' to the uppermost address of a block (even address, however) in the second bus cycle, and an auto erase operation (erase and verify) will start. Check the FMR0 register's FMR00 bit to see if auto erasing has finished.

The FMR00 bit is "0" during auto erasing and set to "1" when auto erasing is completed.

Check the FMR0 register's FMR07 bit after auto erasing has finished, and the result of auto erasing can be known. (Refer to "Full Status Check.")

Figure 1.27.9 shows an example of a block erase flowchart.

Each block can be protected against erasing by a lock bit. (Refer to "Data Protect Function.")

Writing over already programmed addresses is inhibited.

In EW1 mode, do not execute this command on any address at which the rewrite control program is located.

In EW0 mode, the microcomputer goes to read status register mode at the same time auto erasing starts, making it possible to read the status register. The status register bit 7 (SR7) is cleared to "0" at the same time auto erasing starts, and set back to "1" when auto erasing finishes. In this case, the microcomputer remains in read status register mode until the Read Array or Read Lock Bit Status command is written next.



Figure 1.27.9. Block Erase Command



Erase All Unlocked Block

Write 'xxA716' in the first bus cycle and write 'xxD016' in the second bus cycle, and all blocks except block A will be erased successively, one block at a time.

Check the FMR0 register's FMR00 bit to see if auto erasing has finished. The result of the auto erase operation can be known by inspecting the FMR0 register's FMR07 bit.

Each block can be protected against erasing by a lock bit. (Refer to "Data Protect Function.")

In EW1 mode, do not execute this command when the lock bit for any block = 1 (unlocked) in which the rewrite control program is stored, or when the FMR0 register's FMR02 bit = 1 (lock bit disabled).

In EW0 mode, the microcomputer goes to read status register mode at the same time auto erasing starts, making it possible to read the status register. The status register bit 7 (SR7) is cleared to "0" at the same time auto erasing starts, and set back to "1" when auto erasing finishes. In this case, the microcomputer remains in read status register mode until the Read Array or Read Lock Bit Status command is written next.

Note that only blocks 0 to 12 can be erased by the Erase All Unlocked Block command. Block A cannot be erased. Use the Block Erase command to erase block A.

Lock Bit Program Command (7716/D016)

This command sets the lock bit for a specified block to "0" (locked).

Write 'xx7716' in the first bus cycle and write 'xxD016' to the uppermost address of a block (even address, however) in the second bus cycle, and the lock bit for the specified block is cleared to "0". Make sure the address value specified in the first bus cycle is the same uppermost block address that is specified in the second bus cycle.

Figure 1.27.10 shows an example of a lock bit program flowchart. The lock bit status (lock bit data) can be read using the Read Lock Bit Status command.

Check the FMR0 register's FMR00 bit to see if writing has finished.

For details about the lock bit function, and on how to set the lock bit to "1", refer to "Data Protect Function."





Read Lock Bit Status Command (7116)

This command reads the lock bit status of a specified block.

Write 'xx7116' in the first bus cycle and write 'xxD016' to the uppermost address of a block (even address, however) in the second bus cycle, and the lock bit status of the specified block is stored in the FMR1 register's FMR16 bit. Read the FMR16 bit after the FMR0 register's FMR00 bit is set to "1" (ready).

Figure 1.27.11 shows an example of a read lock bit status flowchart.



Figure 1.27.11. Read Lock Bit Status Command


Data Protect Function

Each block in the flash memory has a nonvolatile lock bit. The lock bit is effective when the FMR02 bit = 0 (lock bit enabled). The lock bit allows each block to be individually protected (locked) against programming and erasure. This helps to prevent data from inadvertently written to or erased from the flash memory. The following shows the relationship between the lock bit and the block status.

- When the lock bit = 0, the block is locked (protected against programming and erasure).
- When the lock bit = 1, the block is not locked (can be programmed or erased.

The lock bit is cleared to "0" (locked) by executing the Lock Bit Program command, and is set to "1" (unlocked) by erasing the block. The lock bit cannot be set to "1" by a command. The lock bit status can be read using the Read Lock Bit Status command

The lock bit function is disabled by setting the FMR02 bit to "1", with all blocks placed in an unlocked state. (The lock bit data itself does not change state.) Setting the FMR02 bit to "0" enables the lock bit function (lock bit data retained).

If the Block Erase or Erase All Unlocked Block command is executed while the FMR02 bit = 1, the target block or all blocks are erased irrespective of how the lock bit is set. The lock bit for each block is set to "1" after completion of erasure.

For details about the commands, refer to "Software Commands."

Status Register

The status register indicates the operating status of the flash memory and whether an erase or programming operation terminated normally or in error. The status of the status register can be known by reading the FMR0 register's FMR00, FMR06, and FMR07 bits.

Table 1.27.5 shows the status register.

In EW0 mode, the status register can be read in the following cases:

- (1) When a given even address in the user ROM area is read after writing the Read Status Register command
- (2) When a given even address in the user ROM area is read after executing the Program, Block Erase, Erase All Unlocked Block, or Lock Bit Program command but before executing the Read Array command.

Sequencer Status (SR7 and FMR00 Bits)

The sequence status indicates the operating status of the flash memory. SR7 = 0 (busy) during auto programming, auto erase, and lock bit write, and is set to "1" (ready) at the same time the operation finishes.

Erase Status (SR5 and FMR07 Bits)

Refer to "Full Status Check."

Program Status (SR4 and FMR06 Bits)

Refer to "Full Status Check."



Status register bit	FMR0 register bit	Status name	Con "0"	itents "1"	Value after reset
	וומ		•	•	16561
SR7 (D7)	FMR00	Sequencer status	Busy	Ready	1
SR6 (D6)		Reserved	-	-	
SR5 (D5)	FMR07	Erase status	Terminated normally	Terminated in error	0
SR4 (D4)	FMR06	Program status	Terminated normally	Terminated in error	0
SR3 (D3)		Reserved	-	-	
SR2 (D2)		Reserved	-	-	
SR1 (D1)		Reserved	-	-	
SR0 (D0)		Reserved	-	-	

Table 1.27.5. Status Register

• Do to D7: Indicates the data bus which is read out when the Read Status Register command is executed.

• The FMR07 bit (SR5) and FMR06 bit (SR4) are cleared to "0" by executing the Clear Status Register command.

• When the FMR07 bit (SR5) or FMR06 bit (SR4) = 1, the Program, Block Erase, Erase All Unlocked Block, and Lock Bit Program commands are not accepted.



Full Status Check

When an error occurs, the FMR0 register's FMR06 to FMR07 bits are set to "1", indicating occurrence of each specific error. Therefore, execution results can be verified by checking these status bits (full status check). Table 1.27.6 lists errors and FMR0 register status. Figure 1.27.12 shows a full status check flowchart and the action to be taken when each error occurs.

Table 1.27.6. Errors and FMR0 Register Status	Table 1.27.6.	Errors	and FMF	R0 Register	Status
---	---------------	--------	---------	-------------	--------

FRM00) register		
(status register)			
sta	atus	Error	Error occurrence condition
FMR07	FMR06		
(SR5)	(SR4)		
1	1	Command	When any command is not written correctly
		sequence error	• When invalid data was written other than those that can be writ-
			ten in the second bus cycle of the Lock Bit Program, Block Erase,
			or Erase All Unlocked Block command (i.e., other than 'xxD016' or
			'xxFF16') (Note 1)
1	0	Erase error	When the Block Erase command was executed on locked blocks
			(Note 2)
			When the Block Erase or Erase All Unlocked Block command
			was executed on unlocked blocks but the blocks were not auto-
			matically erased correctly
0	1	Program error	When the Block Erase command was executed on locked blocks
			(Note 2)
			When the Program command was executed on unlocked blocks
			but the blocks were not automatically programmed correctly.
			When the Lock Bit Program command was executed but not pro-
			grammed correctly

Note 1: Writing 'xxFF16' in the second bus cycle of these commands places the microcomputer in read array mode, and the command code written in the first bus cycle is nullified.

Note 2: When the FMR02 bit = 1 (lock bit disabled), no error will occur under this condition.





Figure 1.27.12. Full Status Check and Handling Procedure for Each Error



Standard Serial I/O Mode

In standard serial input/output mode, the user ROM area can be rewritten while the microcomputer is mounted on-board by using a serial programmer suitable for the M16C/62P group. For more information about serial programmers, contact the manufacturer of your serial programmer. For details on how to use, refer to the user's manual included with your serial programmer.

Table 1.27.7 lists pin functions (flash memory standard serial input/output mode). Figures 1.27.13 to 1.27.15 show pin connections for standard serial input/output mode.

ID Code Check Function

This function determines whether the ID codes sent from the serial programmer and those written in the flash memory match. (Refer to the description of the functions to inhibit rewriting flash memory version.)



Pin	Name	I/O	Power supply	Description
VCC1, VCC2, VSS	Power input			Apply the voltage guaranteed for Program and Erase to Vcc1 pin and Vcc2 to the Vcc2 pin. The Vcc apply condition is that Vcc2 \leq Vcc1. Apply 0 V to Vss pin.
CNVss	CNVss	I	VCC1	Connect to Vcc1 pin.
RESET	Reset input	I	VCC1	Reset input pin. While $\overline{\text{RESET}}$ pin is "L" level, input a 20 cycle or longer clock to XIN pin.
XIN	Clock input	I	VCC1	Connect a ceramic resonator or crystal oscillator between XIN and XOUT pins. To input an externally generated clock, input it to XIN pin
Xout	Clock output	0	VCC1	and open XOUT pin.
BYTE	BYTE	I	VCC1	Connect this pin to VCC1 or Vss.
AVcc, AVss	Analog power supply input			Connect AVss to Vss and AVcc to Vcc1, respectively.
Vref	Reference voltage input	I		Enter the reference voltage for AD from this pin.
P00 to P07	Input port P0	I	VCC2	Input "H" or "L" level signal or open.
P10 to P17	Input port P1	I	VCC2	Input "H" or "L" level signal or open.
P20 to P27	Input port P2	I	VCC2	Input "H" or "L" level signal or open.
P30 to P37	Input port P3	I	VCC2	Input "H" or "L" level signal or open.
P40 to P47	Input port P4	I	VCC2	Input "H" or "L" level signal or open.
P51 to P54, P56, P57	Input port P5	I	VCC2	Input "H" or "L" level signal or open.
P50	CE input	I	VCC2	Input "H" level signal.
P55	EPM input	I	VCC2	Input "L" level signal.
P60 to P63	Input port P6	I	VCC1	Input "H" or "L" level signal or open.
P64/RTS1	BUSY output	0	VCC1	Standard serial I/O mode 1: BUSY signal output pin Standard serial I/O mode 2: Monitors the boot program operation check signal output pin.
P65/CLK1	SCLK input	I	VCC1	Standard serial I/O mode 1: Serial clock input pin Standard serial I/O mode 2: Input "L".
P66/RxD1	RxD input	I	VCC1	Serial data input pin.
P67/TxD1	TxD output	0	VCC1	Serial data output pin. (Note 1)
P70 to P77	Input port P7	I	VCC1	Input "H" or "L" level signal or open.
P80 to P84, P86, P87	Input port P8	I	VCC1	Input "H" or "L" level signal or open.
P85/NMI	NMI input	I	VCC1	Connect this pin to VCC1.
P90 to P97	Input port P9	I	VCC1	Input "H" or "L" level signal or open. (Note 2)
P100 to P107	Input port P10	I	VCC1	Input "H" or "L" level signal or open. (Note 2)
P110 to P117	Input port P11	I	VCC1	Input "H" or "L" level signal or open. (Note 2)
P120 to P127	Input port P12	I	VCC2	Input "H" or "L" level signal or open. (Note 2)
P130 to P137	Input port P13	I	VCC2	Input "H" or "L" level signal or open. (Note 2)
P140 to P147	Input port P14	I	VCC1	Input "H" or "L" level signal or open. (Note 2)

Table 1.27.7. Pin Functions (Flash Memory Standard Serial I/O Mode)

Note 1: When using standard serial input/output mode 1, the TxD pin must be held high while the RESET pin is pulled low. Therefore, connect this pin to Vcc1 via a resistor. Because this pin is directed for data output after reset, adjust the pull-up resistance value in the system so that data transfers will not be affected.

Note 2: Available in only the 128-pin version.



Figure 1.27.13. Pin Connections for Serial I/O Mode (1)





Figure 1.27.14. Pin Connections for Serial I/O Mode (2)









Example of Circuit Application in the Standard Serial I/O Mode

Figure 1.27.16 and 1.27.17 show example of circuit application in standard serial I/O mode 1 and mode 2, respectively. Refer to the user's manual for serial writer to handle pins controlled by a serial writer.



Figure 1.27.16. Circuit Application in Standard Serial I/O Mode 1





Figure 1.27.17. Circuit Application in Standard Serial I/o Mode 2



Parallel I/O Mode

In parallel input/output mode, the user ROM and boot ROM areas can be rewritten by using a parallel programmer suitable for the M16C/62 group (M16C/62P). For more information about parallel programmers, contact the manufacturer of your parallel programmer. For details on how to use, refer to the user's manual included with your parallel programmer.

User ROM and Boot ROM Areas

In the boot ROM area, an erase block operation is applied to only one 4 Kbyte block. The boot ROM area contains a standard serial input/output mode based rewrite control program which was written in it when shipped from the factory. Therefore, when using a serial programmer, be careful not to rewrite the boot ROM area.

When in parallel output mode, the boot ROM area is located at addresses 0FF00016 to 0FFFF16. When rewriting the boot ROM area, make sure that only this address range is rewritten. (Do not access other than the addresses 0FF00016 to 0FFFF16.)

ROM Code Protect Function

The ROM code protect function inhibits the flash memory from being read or rewritten. (Refer to the description of the functions to inhibit rewriting flash memory version.)



ЫШ

3.05

0.2

0.4

0.2

0.8

0.13 0.1

_

Package Dimensions



(MMP) 100P6Q-A





112		1.4	
b	0.13	0.18	0.28
С	0.105	0.125	0.175
D	13.9	14.0	14.1
E	13.9	14.0	14.1
е	-	0.5	_
HD	15.8	16.0	16.2
HE	15.8	16.0	16.2
L	0.3	0.5	0.7
L1	_	1.0	_
Lp	0.45	0.6	0.75
A3	-	0.25	_
х	-	-	0.08
у	-	-	0.1
θ	0°	-	10°
b2	-	0.225	-
I 2	0.9	_	_
Md	_	14.4	_
ME	_	14.4	_









Differences Between M16C/62P and M16C/62A

Differences in Mask ROM Version and Flash Memory Version (1) (Note)

Item	M16C/62P	M16C/62A
Shortest instruction execution time	41.7ns (f(BCLK)=24MHz, Vcc1=3.0 to 5.5V) 100ns (f(BCLK)=10MHz, Vcc1=2.7 to 5.5V)	
Supply voltage	Vcc1=3.0 to 5.5V, Vcc2=3.0V to Vcc1 (f(BCLK)=24MHz) Vcc1=Vcc2=2.7 to 5.5V (f(BCLK)=10MHz)	4.2V to 5.5V (f(XIN)=16MHz, without software wait) 2.7V to 5.5V (f(XIN)=10MHz, with software one-wait)
I/O power supply	Double (Vcc1, Vcc2)	Single (Vcc)
Package	100-pin, 128-pin plastic mold QFP	80-pin, 100-pin plastic mold QFP
Voltage detection circuit	Built-in Vdet2, Vdet3, Vdet4 detect Voltage down detect interrupt Hardware reset 2	None
Clock Generating Circuit	PLL, XIN, XCIN, ring oscillator When placed in low power mode, a divide- by-8 value is used for these clocks. The XIN drive capability is set to HIGH.	XIN, XCIN When placed in low power mode, the divide-by-n value for the main clock does not change. Nor does the XIN drive capability change.
System clock protective function	Built-in	None (protected by protect register)
Oscillation stop, re-oscillation detection function	Built-in	None
Low power consumption	18mA (Vcc1=Vcc2=5V, f(BCLK)=24MHz) 8mA (Vcc1=Vcc2=3V, f(BCLK)=10MHz) 1.8μA (Vcc1=Vcc2=3V, f(XcIN)=32kHz, when wait mode)	 32.5mA (Vcc=5V, f(XIN)=16MHz) 8.5mA (Vcc=3V, f(XCIN)=10MHz with software one-wait) 0.9μA (Vcc=3V, f(XCIN)=32kHz, when wait mode)
Memory area	Memory area expandable (4 Mbytes)	1 Mbytes fixed
External device connect area	0400016-07FFF16(PM13=0) 0800016-0FFF16(PM10=0) 1000016-26FFF16 2800016-7FFF16 8000016-CFFFF16(PM13=0) D000016-FFFF16(Microprocessor mode)	0400016-05FFF16(PM13=0) 0600016-CFFFF16 D000016-FFFFF16(Microprocessor mode)
Upper address in memory expansion mode and microprocessor mode	P40 to P43 (A16 to A19), P34 to P37 (A12 to A15) : Switchable between address bus and I/O port	P40 to P43 (A16 to A19) : Switchable between address bus and I/O port A12 to A15 : No switchable
Access to SFR	Variable (1 to 2 waits)	1 wait fixed
Software wait to external area	Variable (0 to 3 waits)	Variable (0 to 1 wait)
Protect	Can be set for PM0, PM1, PM2, CM0, CM1, CM2, PLC0, INVC0, INVC1, PD9, S3 C, S4C, TB2SC, PCLKR, VCR2, D4INT registers	Can be set for PM0, PM1, CM0, CM1, PD9, S3C, S4C registers
Watchdog timer	Watchdog timer interrupt or watchdog timer reset is selected Count source protective mode is available	Watchdog timer interrupt No count source protective mode
Address match interrupt	4	2
	and the electric characteristics, refer to data st	

Note: About the details and the electric characteristics, refer to data sheet.



Differences in Mask ROM version and Flash	n memory version (2) (Note)
---	-----------------------------

Item	M16C/62P	M16C/62A
Timers A, B count source	Selectable: f1, f2, f8, f32, fC32	Selectable: f1, f8, f32, fC32
Timer A two-phase pulse signal processing	Function Z-phase (counter reset) input	No function Z-phase (counter reset) input
Timer functions for three-phase motor control	Function protect by protect register Count source is selected: f1, f2, f8, f32, fC32 Dead time timer count source is selected: f1, f1 divided by 2, f2, f2 divided by 2 Three-phase output forcible shutoff function based on output polarity change, carrier wave phase detection and NMI input is available.	Function protect by protect register Count source is selected: f1, f8, f32, fC32 Dead time timer count source is fixed at f1/2
Serial I/O (UART0 to UART2)	(UART, clock synchronous, I ² C bus, IE bus) x 3	(UART, clock synchronous,) x 2 (UART, clock synchronous, IIC bus, IE bus) x 1
UART0 to UART2, SI/O3, SI/O4 count source	Select from f1SIO, f2SIO, f8SIO, f32SIO	Select from f1, f8, f32
Serial I/O RTS timing	Assert low when receive buffer is read	Assert low when reception is completed
CTS/RTS separate function	Have	None
UART2 data transmit timing	After data was written, transfer starts at the 2nd BRG overflow timing (same as UART0 and UART1)	After data was written, transfer starts at the 1st BRG overflow timing (Output starts one cycle of BRG overflow earlier than UART0 and UART1)
Serial I/O sleep function	None	Have
Serial I/O I ² C mode	Start condition, stop condition: Auto-generationable	Start condition, stop condition: Not auto-generationable
Serial I/O I ² C mode SDA delay	Only digital delay is selected as SDA delay SDA digital delay count source: BRG	Analog or digital delay is selected as SDA delay SDA digital delay count source: 1/ f(XIN)
SI/O3, SI/O4 clock polarity	Selectable	Fixed
A-D converter	10 bits X 8 channels Expandable up to 26 channels	10 bits X 8 channels Expandable up to 10 channels
A-D converter operation clock	Selectable: fAD, fAD divided by 2, 3, 4, 6, 12	Selectable: fAD, fAD/2, fAD/4
A-D converter input pin	Select from ports P0, P2, P10	Fixed at port P10

Note: About the details and the electric characteristics, refer to data sheet.



Differences Between M16C/62P and M16C/62A

Item	M16C/62P	M16C/62A
User ROM blocks	14 blocks: 4 Kbytes x 3, 8 Kbytes x 3, 32 Kbytes x1, 64 Kbytes x 7 (Flash memory: max. 512 Kbytes)	7 blocks: 8 Kbytes x 2, 16 Kbytes x1, 32 Kbytes x 1, 64 Kbytes x 3 (Flash memory: max. 256 Kbytes)
Program manner	Word	Page
Program command (software command)	Page program command: none Program command: have (program method: in units of word, in units of byte)	Page program command: have Program command: none (program method: in units of page)
Block status after program function	None	Have
CPU rewrite mode	EW1 mode is available	No EW1 mode

Differences in Flash memory version(Note)

Note: About the details and the electric characteristics, refer to data sheet.



Register Index

A

AD0 to AD7 **190** ADCON0 **189** ADCON1 **189** ADCON2 **190** ADIC **81** AIER **92** AIER2 **92**

В

BCNIC 81

С

CM0 53 CM1 54 CM2 55 CPSRF 109, 122 CRCD 205 CRCIN 205 CSE 40 CSR 34

D

D4INT 25 DA0 204 DA1 204 DACON 204 DAR0 99 DAR1 99 DBR 44 DM0CON 98 DM0IC to DM1IC 81 DM0SL 97 DM1CON 98 DM1SL 98 DTT 131

F

 FIDR
 267

 FMR0
 267

 FMR1
 267

L

ICTB2 132 IDB0 131 IDB1 131 IFSR 89 IFSR2A 89 INTOIC to INT5IC 81 INVC0 129 INVC1 130 Κ KUPIC 81 0 ONSF 109 Ρ P0 to P13 214 PC14 215 PCLKR 56 PCR 217 PD0 to PD13 213 PLC0 57 PM0 30 PM1 31 PM2 56 PRCR 74 PUR0 to PUR2 216 PUR3 215 R RMAD0 to RMAD3 92 ROMCP 263 S SORIC to S2RIC 81 SOTIC to S2TIC 81 S3BRG 183 S3C 183 S3IC to S4IC 81



S3TRR 183

S4BRG 183

S4C **183** S4TRR **183** SAR0 **99** SAR1 **99**

Т

TA0 to TA4 108 TA0IC to TA4IC 81 TA0MR to TA4MR 107 TA1 **132** TA11 132 TA1MR 134 TA2 132 TA21 132 TA2MR 134 TA4 132 TA41 132 TA4MR 134 TABSR 108, 122, 133 TB0 to TB5 122 TB0IC to TB5IC 81 TB0MR to TB5MR 121 TB2 133 TB2MR 134 TB2SC 132 TBSR 122 TCR0 99 TCR1 99 TRGSR 109, 133

U

U0BCNIC to U1BCNIC U0BRG to U2BRG U0C0 to U2C0 U0C1 to U2C1 U0MR to U2MR U0RB to U2RB U0SMR to U2SMR U0SMR2 to U2SMR2 U0SMR3 to U2SMR3 U0SMR4 to U2SMR4 U0TB to U2TB UCON 143 UDF 108 V VCR1 25 VCR2 25 W WDC 24, 94 WDTS 94



Rev.	Date		Description
		Page	Summary
	Jan/31/Y03 (Continued)	$\begin{array}{c} 1 \\ 2 \\ 1 \\ 2 \\ 5 \\ 5 \\ 11 \\ 20 \\ 21 \\ 22 \\ 24 \\ 25 \\ 26 \\ 27 \\ 30 \\ 31 \\ 39 \\ 41 \\ 43 \\ 44 \\ 53 \\ 55 \\ 57 \\ 60 \\ 61 \\ 62 \\ 63 \\ 64 \\ 65 \\ 68 \\ 69 \\ 70 \\ 71 \\ 77 \\ 88 \\ 99 \\ 100 \\ 103 \\ 104 \\ 105 \\ 109 \\ 115 \\ 117 \\ 122 \\ 122 \end{array}$	Applications are partly revised. Table 1.1.3 is partly revised. Table 1.1.3 is partly revised. Explanation of "Memory" is partly revised. Explanation of "Memory" is partly revised. Explanation of "Memory" is partly revised. Figure 1.5.1 is partly revised. Figure 1.5.2 is partly revised. YCR2 Register in Figure 1.5.6 is partly revised. Figure 1.5.4 is partly revised. Explanation of "Power Supply Down Detection Interrupt" is partly revised. Figure 1.6.1 is partly revised. Figure 1.6.1 is partly revised. Table 1.7.5 is partly revised. Figure 1.6.1 is partly revised. Figure 1.6.7.7 is partly revised. Figure 1.7.8 is partly revised. Figure 1.7.8 is partly revised. Figure 1.7.8 is partly revised. Figure 1.7.4 is partly revised. Figure 1.9.4 is partly revised. Figure 1.9.4 is partly revised. Notes 2 and 5 in Figure 1.9.2 is partly revised. Notes 2 and 5 in Figure 1.9.3 is partly revised. Note 4 in Figure 1.9.6 is partly revised. Explanation of "CPU Clock and BCLK" is partly revised. Explanation of "Ring Oscillator Low Power Dissipation Mode" is partly revised. Explanation of "Ring Oscillator Low Power Dissipation Mode" is partly revised. Figure 1.9.1 is partly revised. Figure 1.9.1 is partly revised. Figure 1.9.1 is partly revised. Figure 1.9.1 is partly revised. Figure 1.1.1 is partly revised. Figure 1.1.1 is partly revised. Figure 1.1.1 is partly revised. Figure 1.1.3 is partly revised. Explanation of "Counter Initialization by Two-Phase Pulse Signal Processing" is partly revised. Figure 1.1.4.16 is partly revised. Figure 1.1.4.16 is partly revised. Figure 1.1.4.16 is partly revised.

Rev.	Date		Description
		Page	Summary
1.0	Jan/31/Y03	124	Figure 1.15.3 is partly revised.
	(Continued)	128	Figure 1.15.7 is partly revised.
	. ,	128	Figure 1.15.8 is partly revised.
		130	Figure 1.16.1 is partly revised.
		132	Figure 1.16.3 is partly revised.
		134	Note 7 is added to TAi, TAi1 Register in Figure 1.16.5.
		137	Figure 1.16.8 is partly revised.
		146	UiSMR2 Register in Figure 1.17.7 is partly revised.
		163	Figure 1.20.1 is partly revised.
		164, 165	
		169	Figure 1.20.4 is partly revised.
		169	Explanation of "Arbitration" is partly revised.
		170	Explanation of "Transfer Clock" is partly revised.
		171	Explanation of "ACK and NACK" is partly revised.
		179	Explanation of "Special Mode 4 (SIM Mode)" is partly revised.
		179	Table 1.20.9 is partly revised.
		184	Figure 1.21.1 is partly revised.
		187	Figure 1.21.4 is partly revised.
		203	Explanation of "External Operation Amp Connection Mode" is partly revised.
		205	Explanation of "Caution of Using A-D Converter" is partly revised.
		205	Figure 1.22.11 is partly revised
		206 207	Table 1.23.1 is partly revised. Figure 1.23.3 is partly revised.
		207	Figure 1.25.9 is partly revised.
		223	Table 1.26.1 is partly revised.
		224	Table 1.26.2 is partly revised.
		225	Note 1 of Table 1.26.3 is partly revised.
		225	Note 1 of Table 1.26.4 is partly revised.
		225	Table 1.26.6 is partly revised.
		227	Note 1 of Table 1.26.9 is partly revised.
		228	Note 1 of Table 1.26.10 is partly revised.
		229	Measurement conditions of timing requirements are partly revised.
		229	Table 1.26.11 is partly revised.
		230	Measurement conditions of timing requirements are partly revised.
		230	Table 1.26.18 is added.
		231	Measurement conditions of timing requirements are partly revised.
		232	Measurement conditions of switching characteristics are partly revised.
		233	Measurement conditions of switching characteristics are partly revised.
		234	Measurement conditions of switching characteristics are partly revised.
		235	Figure 1.26.2 is partly revised.
		242 244	Figure 1.26.9 is partly revised.
		244 245	Note of Table 1.26.28 is partly revised.
		245 246	Figure 1.26.29 is partly revised. Measurement conditions of timing requirements are partly revised.
		240	Table 1.26.30 is partly revised.
		240	Measurement conditions of timing requirements are partly revised.
		247	Table 1.26.37 is added.
		248	Measurement conditions of timing requirements are partly revised.
		249	Measurement conditions of switching characteristics are partly revised.
		250	Measurement conditions of switching characteristics are partly revised.
			5 1 3 1

Rev.	Date		Description
		Page	Summary
1.0	Jan/31/Y03	251 252 255 256 257 258 259 260 262 263 264 263 264 268 271 272 272 274 274 274 274 274 278 287 293	Measurement conditions of switching characteristics are partly revised. Figure 1.26.12 is partly revised. Figure 1.26.15 is partly revised. Figure 1.26.16 is partly revised. Figure 1.26.17 is partly revised. Figure 1.26.18 is partly revised. Figure 1.26.19 is partly revised. Figure 1.26.20 is partly revised. Explanation of "Memory Map" is partly revised. Explanation of "Boot Mode" is partly revised. Figure 1.27.3 is partly revised. Note of FIDR Register in Figure 1.27.4 is partly revised. Figure 1.27.7 is partly revised. Explanation of "Interrupts" is partly revised. Explanation of "Writing in the User ROM Space" is partly revised. Table 1.27.4 is partly revised. Explanation of "Read Array Command" is partly revised. Explanation of "Program Command" is partly revised. Figure 1.27.15 is partly revised. Partly revised.
1.10	May/28/Y03 (Continued)	$\begin{array}{c} 2\\ 4-5\\ 14-19\\ 20\\ 23\\ 24\\ 26\\ 27\\ 28\\ 31\\ 33\\ 34\\ 38\\ 39\\ 40\\ 41\\ 46\\ 47\\ 48-50\\ 51\\ 52\\ 53\\ 55\\ 58\\ \end{array}$	Table 1.1.1 is partly revised.Table 1.1.2 and 1.1.3 is partly revised.SFR is partly revised.Note 1 is partly revised.Explanation of "Hardware Reset 1" is partly revised.Note 1 is added.Figure 1.5.4 is partly revised.Note 1 of Figure 1.5.5 is partly revised.Table 1.5.7 is partly revised.Table 1.5.3 is partly revised.Table 1.5.3 is partly revised.Table 1.5.3 is partly revised.Table 1.5.3 is partly revised.Explanation of "1. Limitations on Stop Mode" is partly revised.Figure 1.5.8 is partly revised.Note is added.Explanation of "Multiplexed Bus" is revised.Explanation of "(2) Data Bus" is revised.Explanation of "(7) Hold Signal" is revised.Note 3 of Table 1.7.4 is added.Note 4 of Table 1.7.5 is added.Explanation of "(10) Software Wait" is revised.Table 0 Figure 1.8.5 is revised.Explanation of "Clock Generation Circuit" is revised.Figure 1.9.1 is revised.Note 12 is added.Explanation of "(10) Added.Note 2 of Table 1.7.5 is partly revised.Explanation of "(10) Software Wait" is revised.Table 0 Figure 1.8.5 is revised.Explanation of "Clock Generation Circuit" is revised.Figure 1.9.1 is revised.Note 12 is added.Note 12 is added.Explanation of "(10) Main clock" is partly revised.

Rev.	Date	Description	
		Page	Summary
1.10	May/28/Y03		Explanation of "(4) PLL Clock" is partly revised.
	(Continued)	63	Explanation of "Low power Dissipation Mode" is partly revised.
		64	Explanation of "Entering Wait mode" is partly revised.
		66	Explanation of "(3) Stop Mode" is partly revised.
		69	Note 9 is added.
		70	Table 1.9.7 is revised.
		75	Figure 1.11.1 is revised.
		79	Note 6 is added.
		83	Note 2 is added to Figure 1.11.4.
		84	Table 1.11.5 is partly revised.
		85	Figure 1.11.6 is partly revised.
		86	Figure 1.11.8 is partly revised.
		89	Notes 1 to 2 is added to IFSR register of Figure 1.11.4.
		91	Explanation of "Address Match Interrupt" is partly revised.
			Figure 1. 11.12 is changed into Table 1.11.6.
		93-94	Notes are deleted. (All notes are indicated in "M16C/62 GROUP (M16C/62P)
		93	USAGE NOTES").
		93 94	Explanation of "Watchdog Timer" is partly revised. A formula is added.
		104	Explanation of "Channel Priority Transfer Timing" is partly revised.
		104	TRGSR register of Figure 1.14.6 is partly revised.
		103	Table 1.14.4 is partly revised.
		117	Figure 1.14.12 is partly revised.
		129	Figure 1.16.2 is partly revised.
		130	Figure 1.16.3 is partly revised.
		143	U0SMR to U2SMR of Figure 1.17.6 is partly revised.
		144	U0SMR2 to U2SMR2 of Figure 1.17.7 is partly revised.
		154, 162,	
		175	, , , , , , , , , , , , , , , , , , ,
		161	Figure 1.20.1 is partly revised.
		164	Table 1.20.4 is partly revised. Notes 5 to 7 is added.
		166	Explanation of "Output of Start and Stop Condition" is partly revised.
		177	Note 2 is added to Table 1.20.9.
		178	"-" of U2BRG of Table 1.20.10 is changed into "0 to 7".
		179	Figure 1.20.10 is revised.
1		183	Note of SiC register of Figure 1.21.2 is partly revised.
		187	Note 2 of Table 1.22.1 is revised.
		188	Figure 1.22.1 is partly revised.
1		190	Table of ADCON2 register of Figure 1.22.3 is partly revised.
		202	The value of a capacitor of Figure 1.22.10 is changed.
			Notes are deleted. (All notes are indicated in "M16C/62 GROUP (M16C/62P)
			USAGE NOTES").
		208-212	
		218	Table 1.25.1 and 1.25.2 is revised.
1		219	Figure 1.25.12 is partly revised.
		222	Table 1.26.3 is partly revised.
		223	Table 1.26.5 is partly revised.
1		004	Table 1.26.6 is added.
		224	Table 1.26.9 is partly revised.
		230	Notes 1 and 2 in Table 1.26.26 is partly revised.

Rev.	Date		Description
		Page	Summary
1.10	May/28/Y03	231 230-231	Notes 1 in Table 1.26.27 is partly revised. Note 3 is added to "Data output hold time (refers to BCLK)" in Table 1.26.26 and 1.26.27.
		232 230-232 236-239 240-241	Note 4 is added to "th(ALE-AD)" in Table 1.26.28. Switching Characteristics is partly revised. th(WR-AD) and th(WR-DB) in Figure 1.26.5 to 1.5.8 is partly revised.
		242 247 248 247-248	Note 2 is added to Table 1.26.29. Notes 1 and 2 in Table 1.26.45 is partly revised. Notes 1 in Table 1.26.46 is partly revised.
		249 247-249 253-256 257-258	Note 4 is added to "th(ALE-AD)" in Table 1.26.47. Switching Characteristics is partly revised. th(WR-AD) and th(WR-DB) in Figure 1.26.15 to 1.5.18 is partly revised.
		259 260 264 267 268 270 277 281 283 284-286 287-288 292-293 294	Table 1.27.1 is partly revised. Notes 3 and 4 is added.Notes 1 and 2 is added to Table 1.27.2.Note 2 is added to Table 1.27.3.Notes 1 and 3 of FMR0 register of Table 1.27.4 is partly revised.Figure 1.27.5 is partly revised. Note 2 is added.Figure 1.27.7 is partly revised.Figure 1.27.11 is partly revised.Figure 1.27.7 is partly revised.Figure 1.27.7 is partly revised.Figure 1.27.12 is partly revised.Figures 1.27.13 to 1.27.15 is partly revised.Figures 1.27.16 and 1.27.17 is partly revised.
1.11	June/20/Y03	259	Number of program and erasure in Table 1.26.27 is partly revised.
1.20	Sep/11/Y03	94	Figure 1.12.2 is revised.

RENESAS 16-BIT CMOS SINGLE-CHIP MICROCOMPUTER HARDWARE MANUAL M16C/62 Group (M16C/62P) Rev.1.20

Editioned by Committee of editing of RENESAS Semiconductor Hardware Manual

Copyright © 2003. Renesas Technology Corporation, All rights reserved.

This book, or parts thereof, may not be reproduced in any form without permission of Renesas Technology Corporation.

M16C/62 Group (M16C/62P) Hardware Manual





RenesasTechnologyCorp. 2-6-2, Ote-machi, Chiyoda-ku, Tokyo, 100-0004, Japan





M16C/62 Group(M16C/62P) Usage Notes Reference Book

RENESAS 16-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY / M16C/60 SERIES

For the most current Usage Notes Reference Book, please visit our website.

Before using this material, please visit our website to confirm that this is the most current document available.

Rev. 1.10 Revision date: May. 28, 2003 RenesasTechnology www.renesas.com

Keep safety first in your circuit designs!

 Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
- Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (http://www.renesas.com).

- When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.
- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/ or the country of destination is prohibited.
- Please contact Renesas Technology Corporation for further details on these materials or t he products contained therein.

Preface

The "Usage Notes Reference Book" is a compilation of usage notes from the Hardware Manual as well as technical news related to this product.

Table of Contents

1. Usage Precaution	1
1.1 Precautions for External Bus	1
1.2 Precautions for PLL Frequency Synthesizer	2
1.3 Precautions for Power Control	3
1.4 Precautions for Protect	4
1.5 Precautions for Interrupts	5
1.5.1 Reading address 0000016	5
1.5.2 Setting the SP	5
1.5.3 The NMI Interrupt	5
1.5.4 Changing the Interrupt Generate Factor	6
1.5.5 INT Interrupt	6
1.5.6 Rewrite the Interrupt Control Register	7
1.5.7 Watchdog Timer Interrupt	8
1.6 Precautions for DMAC	9
1.6.1 Write to DMAE Bit in DMiCON Register	9
1.7 Precautions for Timers	10
1.7.1 Timer A	10
1.7.1.1 Timer A (Timer Mode)	10
1.7.1.2 Timer A (Event Counter Mode)	11
1.7.1.3 Timer A (One-shot Timer Mode)	12
1.7.1.4 Timer A (Pulse Width Modulation Mode)	13
1.7.2 Timer B	14
1.7.2.1 Timer B (Timer Mode)	14
1.7.2.2 Timer B (Event Counter Mode)	15
1.7.2.3 Timer B (Pulse Period/pulse Width Measurement Mode)	16
1.8 Precautions for Serial I/O (Clock-synchronous Serial I/O)	17
1.8.1 Transmission/reception	17
1.8.2 Transmission	18
1.8.3 Reception	19

1.9 Precautions for Serial I/O (UART Mode)
1.9.1 Special Mode 2
1.9.2 Special Mode 4 (SIM Mode)20
1.10 Precautions for A-D Converter
1.11 Precautions for Programmable I/O Ports
1.12 Electric Characteristic Differences Between Mask ROM and Flash Memory Version Microcomputers 24
1.13 Precautions for Flash Memory Version
1.13.1 Precautions for Functions to Inhibit Rewriting Flash Memory Rewrite25
1.13.2 Precautions for Stop mode25
1.13.3 Precautions for Wait mode25
1.13.4 Precautions for Low power dissipation mode, ring oscillator low power dissipation mode 25
1.13.5 Writing command and data25
1.13.6 Precautions for Program Command25
1.13.7 Precautions for Lock Bit Program Command26
1.13.8 Operation speed26
1.13.9 Instructions inhibited against use
1.13.10 Interrupts
1.13.11 How to access
1.13.12 Writing in the user ROM area27
1.13.13 DMA transfer
1.13.14 Regarding Programming/Erasure Times and Execution Time27

2. Differences Made Depending on Manufactured Time _____ 28

2.1 Vdet2 Detection	28
2.2 RESET Input	
2.3 Serial I/O	

1.1 Precautions for External Bus

1. Usage Precaution

1.1 Precautions for External Bus

- 1. The external ROM version can operate only in the microprocessor mode, connect the CNVss pin to VCc1.
- 2. When resetting CNVss pin with "H" input, contents of internal ROM cannot be read out.



1.2 Precautions for PLL Frequency Synthesizer

Make the supply voltage stable to use the PLL frequency synthesizer.

For ripple with the supply voltage 5V, keep below 10kHz as frequency, below 0.5V (peak to peak) as voltage fluctuation band and below 1V/mS as voltage fluctuation rate.

For ripple with the supply voltage 3V, keep below 10kHz as frequency, below 0.3V (peak to peak) as voltage fluctuation band and below 0.6V/mS as voltage fluctuation rate.



1.3 Precautions for Power Control

- 1. When exiting stop mode by hardware reset, set RESET pin to "L" until a main clock oscillation is stabilized.
- 2. Insert more than four NOP instructions after an WAIT instruction or a instruction to set the CM10 bit of CM1 register to "1". When shifting to wait mode or stop mode, an instruction queue reads ahead to the next instruction to halt a program by an WAIT instruction and an instruction to set the CM10 bit to "1" (all clocks stopped). The next instruction may be executed before entering wait mode or stop mode, depending on a combination of instruction and an execution timing.
- 3. Wait until the td(M-L) elapses or main clock oscillation stabilization time, whichever is longer, before switching the clock source for CPU clock to the main clock.

Similarly, wait until the sub clock oscillates stably before switching the clock source for CPU clock to the sub clock.

4. Suggestions to reduce power consumption

(a) Ports

The processor retains the state of each I/O port even when it goes to wait mode or to stop mode. A current flows in active I/O ports. A pass current flows in input ports that high-impedance state. When entering wait mode or stop mode, set non-used ports to input and stabilize the potential.

(b) A-D converter

When A-D conversion is not performed, set the VCUT bit of ADiCON1 register to "0" (no VREF connection). When A-D conversion is performed, start the A-D conversion at least 1 μ s or longer after setting the VCUT bit to "1" (VREF connection).

(c) D-A converter

When not performing D-A conversion, set the DAiE bit (i=0, 1) of DACON register to "0" (input inhibited) and DAi register to "0016".

(d) Stopping peripheral functions

Use the CM0 register CM02 bit to stop the unnecessary peripheral functions during wait mode. However, because the peripheral function clock (fC32) generated from the sub-clock does not stop, this measure is not conducive to reducing the power consumption of the chip. If low speed mode or low power dissipation mode is to be changed to wait mode, set the CM02 bit to "0" (do not peripheral function clock stopped when in wait mode), before changing wait mode.

(e) Switching the oscillation-driving capacity

Set the driving capacity to "LOW" when oscillation is stable.

(f) External clock

When using an external clock input for the CPU clock, set the CM0 register CM05 bit to "1" (stop). Setting the CM05 bit to "1" disables the XouT pin from functioning, which helps to reduce the amount of current drawn in the chip. (When using an external clock input, note that the clock remains fed into the chip regardless of how the CM05 bit is set.)



1.4 Precautions for Protect

1.4 Precautions for Protect

Set the PRC2 bit to "1" (write enabled) and then write to any address, and the PRC2 bit will be cleared to "0" (write protected). The registers protected by the PRC2 bit should be changed in the next instruction after setting the PRC2 bit to "1". Make sure no interrupts or DMA transfers will occur between the instruction in which the PRC2 bit is set to "1" and the next instruction.



1.5 Precautions for Interrupts

1.5.1 Reading address 0000016

Do not read the address 0000016 in a program. When a maskable interrupt request is accepted, the CPU reads interrupt information (interrupt number and interrupt request priority level) from the address 0000016 during the interrupt sequence. At this time, the IR bit for the accepted interrupt is cleared to "0". If the address 0000016 is read in a program, the IR bit for the interrupt which has the highest priority among the enabled interrupts is cleared to "0". This causes a problem that the interrupt is canceled, or an unexpected interrupt request is generated.

1.5.2 Setting the SP

Set any value in the SP(USP, ISP) before accepting an interrupt. The SP(USP, ISP) is cleared to '000016' after reset. Therefore, if an interrupt is accepted before setting any value in the SP(USP, ISP), the program may go out of control.

Especially when using $\overline{\text{NMI}}$ interrupt, set a value in the ISP at the beginning of the program. For the first and only the first instruction after reset, all interrupts including $\overline{\text{NMI}}$ interrupt are disabled.

1.5.3 The NMI Interrupt

- 1. The NMI interrupt cannot be disabled. If this interrupt is unused, connect the NMI pin to Vcc1 via a resistor (pull-up).
- 2. The input level of the NMI pin can be read by accessing the P8 register's P8_5 bit. Note that the P8_5 bit can only be read when determining the pin level in NMI interrupt routine.
- 3. Stop mode cannot be entered into while input on the $\overline{\text{NMI}}$ pin is low. This is because while input on the $\overline{\text{NMI}}$ pin is low the CM1 register's CM10 bit is fixed to "0".
- 4. Do not go to wait mode while input on the $\overline{\text{NMI}}$ pin is low. This is because when input on the $\overline{\text{NMI}}$ pin goes low, the CPU stops but CPU clock remains active; therefore, the current consumption in the chip does not drop. In this case, normal condition is restored by an interrupt generated thereafter.
- 5. The low and high level durations of the input signal to the NMI pin must each be 2 CPU clock cycles + 300 ns or more.


1.5.4 Changing the Interrupt Generate Factor

If the interrupt generate factor is changed, the IR bit in the interrupt control register for the changed interrupt may inadvertently be set to "1" (interrupt requested). If you changed the interrupt generate factor for an interrupt that needs to be used, be sure to clear the IR bit for that interrupt to "0" (interrupt not requested).

"Changing the interrupt generate factor" referred to here means any act of changing the source, polarity or timing of the interrupt assigned to each software interrupt number. Therefore, if a mode change of any peripheral function involves changing the generate factor, polarity or timing of an interrupt, be sure to clear the IR bit for that interrupt to "0" (interrupt not requested) after making such changes. Refer to the description of each peripheral function for details about the interrupts from peripheral functions.





Figure 1.5.1. Procedure for Changing the Interrupt Generate Factor

1.5.5 INT Interrupt

- 1. Either an "L" level of at least tw(INH) or an "H" level of at least tw(INL) width is necessary for the signal input to pins INTo through INT5 regardless of the CPU operation clock.
- 2. If the POL bit in the INT0IC to INT5IC registers or the IFSR7 to IFSR0 bits in the IFSR register are changed, the IR bit may inadvertently set to 1 (interrupt requested). Be sure to clear the IR bit to 0 (interrupt not requested) after changing any of those register bits.



1.5.6 Rewrite the Interrupt Control Register

- (1) The interrupt control register for any interrupt should be modified in places where no requests for that interrupt may occur. Otherwise, disable the interrupt before rewriting the interrupt control register.
- (2) To rewrite the interrupt control register for any interrupt after disabling that interrupt, be careful with the instruction to be used.

Changing any bit other than the IR bit

If while executing an instruction, a request for an interrupt controlled by the register being modified occurs, the IR bit in the register may not be set to "1" (interrupt requested), with the result that the interrupt request is ignored. If such a situation presents a problem, use the instructions shown below to modify the register.

Usable instructions: AND, OR, BCLR, BSET

Changing the IR bit

Depending on the instruction used, the IR bit may not always be cleared to "0" (interrupt not requested). Therefore, be sure to use the MOV instruction to clear the IR bit.

(3) When using the I flag to disable an interrupt, refer to the sample program fragments shown below as you set the I flag. (Refer to (2) for details about rewrite the interrupt control registers in the sample program fragments.)

Examples 1 through 3 show how to prevent the I flag from being set to "1" (interrupts enabled) before the interrupt control register is rewrited, owing to the effects of the internal bus and the instruction queue buffer.

Example 1:Using the NOP instruction to keep the program waiting until the interrupt control register is modified

INT_SWITCH1:		
FCLR	I	; Disable interrupts.
AND.B	#00h, 0055h	; Set the TA0IC register to "0016".
NOP		;
NOP		
FSET	I	; Enable interrupts.

The number of NOP instruction is as follows. PM20=1(1 wait) : 2, PM20=0(2 wait) : 3, when using HOLD function : 4.

Example 2:Using the dummy read to keep the FSET instruction waiting

INT_SWITCH2:

FCLR	I	; Disable interrupts.
AND.B	#00h, 0055h	; Set the TA0IC register to "0016".
MOV.W	MEM, R0	; <u>Dummy read.</u>
FSET	I	; Enable interrupts.

Example 3: Using the POPC instruction to changing the I flag

INT_SWITCH3:

PUSHC	FLG	
FCLR	I	; Disable interrupts.
AND.B	#00h, 0055h	; Set the TA0IC register to "0016".
POPC	FLG	; Enable interrupts.



1.5.7 Watchdog Timer Interrupt

Initialize the watchdog timer after the watchdog timer interrupt occurs.



1.6 Precautions for DMAC

1.6.1 Write to DMAE Bit in DMiCON Register

When both of the conditions below are met, follow the steps below.

Conditions

- The DMAE bit is set to "1" again while it remains set (DMAi is in an active state).
- A DMA request may occur simultaneously when the DMAE bit is being written.

Step 1: Write "1" to the DMAE bit and DMAS bit in DMiCON register simultaneously^(*1). Step 2: Make sure that the DMAi is in an initial state^(*2) in a program. If the DMAi is not in an initial state, the above steps should be repeated.

Notes:

*1. The DMAS bit remains unchanged even if "1" is written. However, if "0" is written to this bit, it is set to "0" (DMA not requested). In order to prevent the DMAS bit from being modified to "0", "1" should be written to the DMAS bit when "1" is written to the DMAE bit. In this way the state of the DMAS bit immediately before being written can be maintained.

Similarly, when writing to the DMAE bit with a read-modify-write instruction, "1" should be written to the DMAS bit in order to maintain a DMA request which is generated during execution.

*2. Read the TCRi register to verify whether the DMAi is in an initial state. If the read value is equal to a value which was written to the TCRi register before DMA transfer start, the DMAi is in an initial state. (If a DMA request occurs after writing to the DMAE bit, the value written to the TCRi register is "1".) If the read value is a value in the middle of transfer, the DMAi is not in an initial state.



1.7 Precautions for Timers

1.7.1 Timer A

1.7.1.1 Timer A (Timer Mode)

1. The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TAiMR (i = 0 to 4) register and the TAi register before setting the TAiS bit in the TABSR register to "1" (count starts).

Always make sure the TAiMR register is modified while the TAiS bit remains "0" (count stops) regardless whether after reset or not.

- 2. While counting is in progress, the counter value can be read out at any time by reading the TAi register. However, if the counter is read at the same time it is reloaded, the value "FFFF16" is read. Also, if the counter is read before it starts counting after a value is set in the TAi register while not counting, the set value is read.
- 3. If a low-level signal is applied to the NMI pin when the TB2SC register IVPCR1 bit = "1" (three-phase output forcible cutoff by input on NMI pin enabled), the TA10UT, TA20UT and TA40UT pins go to a high-impedance state.



1.7.1.2 Timer A (Event Counter Mode)

 The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TAiMR (i = 0 to 4) register, the TAi register, the UDF register, the ONSF register TAZIE, TAOTGL and TAOTGH bits and the TRGSR register before setting the TAiS bit in the TABSR register to "1" (count starts).

Always make sure the TAiMR register, the UDF register, the ONSF register TAZIE, TA0TGL and TA0TGH bits and the TRGSR register are modified while the TAiS bit remains "0" (count stops) regardless whether after reset or not.

- 2. While counting is in progress, the counter value can be read out at any time by reading the TAi register. However, "FFFF16" can be read in underflow, while reloading, and "000016" in overflow. When setting TAi register to a value during a counter stop, the setting value can be read before a counter starts counting. Also, if the counter is read before it starts counting after a value is set in the TAi register while not counting, the set value is read.
- 3. If a low-level signal is applied to the NMI pin when the TB2SC register IVPCR1 bit = "1" (three-phase output forcible cutoff by input on NMI pin enabled), the TA10UT, TA20UT and TA40UT pins go to a high-impedance state.



1.7.1.3 Timer A (One-shot Timer Mode)

 The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TAiMR (i = 0 to 4) register, the TAi register, the ONSF register TA0TGL and TA0TGH bits and the TRGSR register before setting the TAiS bit in the TABSR register to "1" (count starts).

Always make sure the TAiMR register, the ONSF register TA0TGL and TA0TGH bits and the TRGSR register are modified while the TAiS bit remains "0" (count stops) regardless whether after reset or not.

- 2. When setting TAiS bit to "0" (count stop), the followings occur:
 - A counter stops counting and a content of reload register is reloaded.
 - TAiout pin outputs "L".
 - After one cycle of the CPU clock, the IR bit of TAiIC register is set to "1" (interrupt request).
- 3. Output in one-shot timer mode synchronizes with a count source internally generated. When an external trigger has been selected, one-cycle delay of a count source as maximum occurs between a trigger input to TAiIN pin and output in one-shot timer mode.
- 4. The IR bit is set to "1" when timer operation mode is set with any of the following procedures:
 - Select one-shot timer mode after reset.
 - Change an operation mode from timer mode to one-shot timer mode.
 - Change an operation mode from event counter mode to one-shot timer mode.

To use the timer Ai interrupt (the IR bit), set the IR bit to "0" after the changes listed above have been made.

- 5. When a trigger occurs, while counting, a counter reloads the reload register to continue counting after generating a re-trigger and counting down once. To generate a trigger while counting, generate a second trigger between occurring the previous trigger and operating longer than one cycle of a timer count source.
- 6. If a low-level signal is applied to the NMI pin when the TB2SC register IVPCR1 bit = "1" (three-phase output forcible cutoff by input on NMI pin enabled), the TA10UT, TA20UT and TA40UT pins go to a high-impedance state.



1.7.1.4 Timer A (Pulse Width Modulation Mode)

 The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TAiMR (i = 0 to 4) register, the TAi register, the ONSF register TA0TGL and TA0TGH bits and the TRGSR register before setting the TAiS bit in the TABSR register to "1" (count starts).

Always make sure the TAiMR register, the ONSF register TA0TGL and TA0TGH bits and the TRGSR register are modified while the TAiS bit remains "0" (count stops) regardless whether after reset or not.

- 2. The IR bit is set to "1" when setting a timer operation mode with any of the following procedures:
 - Select the PWM mode after reset.
 - Change an operation mode from timer mode to PWM mode.
 - Change an operation mode from event counter mode to PWM mode.

To use the timer Ai interrupt (interrupt request bit), set the IR bit to "0" by program after the above listed changes have been made.

- 3. When setting TAiS register to "0" (count stop) during PWM pulse output, the following action occurs:
 - Stop counting.
 - When TAiout pin is output "H", output level is set to "L" and the IR bit is set to "1".
 - When TAiOUT pin is output "L", both output level and the IR bit remains unchanged.
- 4. If a low-level signal is applied to the NMI pin when the TB2SC register IVPCR1 bit = "1" (three-phase output forcible cutoff by input on NMI pin enabled), the TA10UT, TA20UT and TA40UT pins go to a high-impedance state.



1.7.2 Timer B

1.7.2.1 Timer B (Timer Mode)

 The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TBiMR (i = 0 to 5) register and TBi register before setting the TBiS bit in the TABSR or the TBSR register to "1" (count starts).

Always make sure the TBiMR register is modified while the TBiS bit remains "0" (count stops) regardless whether after reset or not.

2. A value of a counter, while counting, can be read in TBi register at any time. "FFFF16" is read while reloading. Setting value is read between setting values in TBi register at count stop and starting a counter.



1.7.2.2 Timer B (Event Counter Mode)

 The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TBiMR (i = 0 to 5) register and TBi register before setting the TBiS bit in the TABSR or the TBSR register to "1" (count starts).

Always make sure the TBiMR register is modified while the TBiS bit remains "0" (count stops) regardless whether after reset or not.

2. The counter value can be read out on-the-fly at any time by reading the TBi register. However, if this register is read at the same time the counter is reloaded, the read value is always "FFFF16." If the TBi register is read after setting a value in it while not counting but before the counter starts counting, the read value is the one that has been set in the register.



1.7.2.3 Timer B (Pulse Period/pulse Width Measurement Mode)

- The timer remains idle after reset. Set the mode, count source, etc. using the TBiMR (i = 0 to 5) register before setting the TBiS bit in the TABSR or the TBSR register to "1" (count starts). Always make sure the TBiMR register is modified while the TBiS bit remains "0" (count stops) regardless whether after reset or not. To clear the MR3 bit to "0" by writing to the TBiMR register while the TBiS bit = "1" (count starts), be sure to write the same value as previously written to the TMOD0, TMOD1, MR0, MR1, TCK0 and TCK1 bits and a 0 to the MR2 bit.
- 2. The IR bit of TBiIC register (i=0 to 5) goes to "1" (interrupt request), when an effective edge of a measurement pulse is input or timer Bi is overflowed. The factor of interrupt request can be determined by use of the MR3 bit of TBiMR register within the interrupt routine.
- 3. If the source of interrupt cannot be identified by the MR3 bit such as when the measurement pulse input and a timer overflow occur at the same time, use another timer to count the number of times timer B has overflowed.
- 4. To set the MR3 bit to "0" (no overflow), set TBiMR register with setting the TBiS bit to "1" and counting the next count source after setting the MR3 bit to "1" (overflow).
- 5. Use the IR bit of TBiIC register to detect only overflows. Use the MR3 bit only to determine the interrupt factor within the interrupt routine.
- 6. When a count is started and the first effective edge is input, an indeterminate value is transferred to the reload register. At this time, timer Bi interrupt request is not generated.
- 7. A value of the counter is indeterminate at the beginning of a count. MR3 may be set to "1" and timer Bi interrupt request may be generated between a count start and an effective edge input.
- 8. For pulse width measurement, pulse widths are successively measured. Use program to check whether the measurement result is an "H" level width or an "L" level width.
 - The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TAiMR (i = 0 to 5) register and the TBi register before setting the TABSR register or TBiS bit in the TBSR register to "1" (count starts).

Always make sure the TBiMR registe is modified while the TBiS bit remains "0" (count stops) regardless whether after reset or not.



1.8 Precautions for Serial I/O (Clock-synchronous Serial I/O)

1.8.1 Transmission/reception

- 1. With an external clock selected, and choosing the RTS function, the output level of the RTSi pin goes to "L" when the data-receivable status becomes ready, which informs the transmission side that the reception has become ready. The output level of the RTSi pin goes to "H" when reception starts. So if the RTSi pin is connected to the CTSi pin on the transmission side, the circuit can transmission and reception data with consistent timing. With the internal clock, the RTS function has no effect.
- 2. If a low-level signal is applied to the $\overline{\text{NMI}}$ pin when the TB2SC register IVPCR1 bit = "1" (three-phase output forcible cutoff by input on $\overline{\text{NMI}}$ pin enabled), the $\overline{\text{RTS}_2}$ and CLK2 pins go to a high-impedance state.



1.8.2 Transmission

When an external clock is selected, the conditions must be met while if the UiC0 register's CKPOL bit = "0" (transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock), the external clock is in the high state; if the UiC0 register's CKPOL bit = "1" (transmit data output at the rising edge and the receive data taken in at the falling edge of the transfer clock), the external clock is in the high state; if the UiC0 register's CKPOL bit = "1" (transmit data output at the rising edge and the receive data taken in at the falling edge of the transfer clock), the external clock is in the low state.

- The TE bit of UiC1 register= "1" (transmission enabled)
- The TI bit of UiC1 register = "0" (data present in UiTB register)
- If $\overline{\text{CTS}}$ function is selected, input on the $\overline{\text{CTS}}$ i pin = "L"



1.8 Precautions for Serial I/O (Clock-synchronous Serial I/O)

1.8.3 Reception

- 1. In operating the clock-synchronous serial I/O, operating a transmitter generates a shift clock. Fix settings for transmission even when using the device only for reception. Dummy data is output to the outside from the TxDi pin when receiving data.
- 2. When an internal clock is selected, set the UiC1 register (i = 0 to 2)'s TE bit to 1 (transmission enabled) and write dummy data to the UiTB register, and the shift clock will thereby be generated. When an external clock is selected, set the UiC1 register (i = 0 to 2)'s TE bit to 1 and write dummy data to the UiTB register, and the shift clock will be generated when the external clock is fed to the CLKi input pin.
- 3. When successively receiving data, if all bits of the next receive data are prepared in the UARTi receive register while the UiC1 register (i = 0 to 2)'s RE bit = "1" (data present in the UiRB register), an overrun error occurs and the UiRB register OER bit is set to "1" (overrun error occurred). In this case, because the content of the UiRB register is indeterminate, a corrective measure must be taken by programs on the transmit and receive sides so that the valid data before the overrun error occurred will be retransmitted. Note that when an overrun error occurred, the SiRIC register IR bit does not change state.
- 4. To receive data in succession, set dummy data in the lower-order byte of the UiTB register every time reception is made.
- 5. When an external clock is selected, the conditions must be met while if the CKPOL bit = "0", the external clock is in the high state; if the CKPOL bit = "1", the external clock is in the low state.
 - The RE bit of UiC1 register= "1" (reception enabled)
 - The TE bit of UiC1 register= "1" (transmission enabled)
 - The TI bit of UiC1 register= "0" (data present in the UiTB register)



1.9 Precautions for Serial I/O (UART Mode)

1.9.1 Special Mode 2

If a low-level signal is applied to the $\overline{\text{NMI}}$ pin when the TB2SC register IVPCR1 bit = 1 (three-phase output forcible cutoff by input on $\overline{\text{NMI}}$ pin enabled), the $\overline{\text{RTS2}}$ and CLK2 pins go to a high-impedance state.

1.9.2 Special Mode 4 (SIM Mode)

A transmit interrupt request is generated by setting the U2C1 register U2IRS bit to "1" (transmission complete) and U2ERE bit to "1" (error signal output) after reset. Therefore, when using SIM mode, be sure to clear the IR bit to "0" (no interrupt request) after setting these bits.



1.10 Precautions for A-D Converter

- 1. Set ADCON0 (except bit 6), ADCON1 and ADCON2 registers when A-D conversion is stopped (before a trigger occurs).
- 2. When the VCUT bit of ADCON1 register is changed from "0" (Vref not connected) to "1" (Vref connected), start A-D conversion after passing 1 μs or longer.
- 3. To prevent noise-induced device malfunction or latchup, as well as to reduce conversion errors, insert capacitors between the AVCC, VREF, and analog input pins (ANi(i=0 to 7)AN0i, AN2i) each and the AVss pin. Similarly, insert a capacitor between the VCC1 pin and the Vss pin. Figure 1.10.1 is an example connection of each pin.
- 4. Make sure the port direction bits for those pins that are used as analog inputs are set to "0" (input mode). Also, if the ADCON0 register's TGR bit = 1 (external trigger), make sure the port direction bit for the ADTRG pin is set to "0" (input mode).
- **5.** When using key input interrupts, do not use any of the four AN4 to AN7 pins as analog inputs. (A key input interrupt request is generated when the A-D input voltage goes low.)
- 6. The φAD frequency must be 10 MHz or less. Without sample-and-hold function, limit the φAD frequency to 250kHz or more. With the sample and hold function, limit the φAD frequency to 1MHz or more.
- 7. When changing an A-D operation mode, select analog input pin again in the CH2 to CH0 bits of ADCON0 register and the SCAN1 to SCAN0 bits of ADCON1 register.



Figure 1.10.1. Use of capacitors to reduce noise



- 8. If VCC2 < VCC1, do not use ANoo to ANo7 and AN20 to AN27 as analog input pins.
- 9. If the CPU reads the ADi register (i = 0 to 7) at the same time the conversion result is stored in the ADi register after completion of A-D conversion, an incorrect value may be stored in the ADi register. This problem occurs when a divide-by-n clock derived from the main clock or a subclock is selected for CPU clock.
 - When operating in one-shot or single-sweep mode Check to see that A-D conversion is completed before reading the target ADi register. (Check the ADIC register's IR bit to see if A-D conversion is completed.)
 - When operating in repeat mode or repeat sweep mode 0 or 1 Use the main clock for CPU clock directly without dividing it.

10. If A-D conversion is forcibly terminated while in progress by setting the ADCON0 register's ADST bit to "0" (A-D conversion halted), the conversion result of the A-D converter is indeterminate. The contents of ADi registers irrelevant to A-D conversion may also become indeterminate. If while A-D conversion is underway the ADST bit is cleared to "0" in a program, ignore the values of all ADi registers.



1.11 Precautions for Programmable I/O Ports

- 1. If a low-level signal is applied to the $\overline{\text{NMI}}$ pin when the TB2SC register IVPCR1 bit = "1" (three-phase output forcible cutoff by input on $\overline{\text{NMI}}$ pin enabled), the P72 to P75, P80 and P81 pins go to a high-impedance state.
- 2. Setting the SM32 bit in the S3C register to "1" causes the P92 pin to go to a high-impedance state. Similarly, setting the SM42 bit in the S4C register to "1" causes the P96 pin to go to a high-impedance state.
- 3. The input threshold voltage of pins differs between programmable input/output ports and peripheral functions.

Therefore, if any pin is shared by a programmable input/output port and a peripheral function and the input level at this pin is outside the range of recommended operating conditions VIH and VIL (neither "high" nor "low"), the input level may be determined differently depending on which side—the programmable input/output port or the peripheral function—is currently selected.



1.12 Electric Characteristic Differences Between Mask ROM and Flash Memory Version Microcomputers

Flash memory version and mask ROM version may have different characteristics, operating margin, noise tolerated dose, noise width dose in electrical characteristics due to internal ROM, different layout pattern, etc. When switching to the mask ROM version, conduct equivalent tests as system evaluation tests conducted in the flush memory version.



1.13 Precautions for Flash Memory Version

1.13.1 Precautions for Functions to Inhibit Rewriting Flash Memory Rewrite

ID codes are stored in addresses 0FFFDF16, 0FFFE316, 0FFFEB16, 0FFFEF16, 0FFFF316, 0FFFF716, and 0FFFFB16. If wrong data are written to theses addresses, the flash memory cannot be read or written in standard serial I/O mode.

The ROMCP register is mapped in address 0FFFF16. If wrong data is written to this address, the flash memory cannot be read or written in parallel I/O mode.

In the flash memory version of microcomputer, these addresses are allocated to the vector addresses (H) of fixed vectors.

1.13.2 Precautions for Stop mode

When shifting to stop mode, the following settings are required:

- Set the FMR01 bit to "0" (CPU rewrite mode disabled) and disable DMA transfers before setting the CM10 bit to "1" (stop mode).
- Execute the JMP.B instruction subsequent to the instruction which sets the CM10 bit to "1" (stop mode)

Example program BSET 0, CM1 ; Stop mode JMP.B L1

L1:

Program after returning from stop mode

1.13.3 Precautions for Wait mode

When shifting to wait mode, set the FMR01 bit to "0" (CPU rewrite mode diabled) before executing the WAIT instruction.

1.13.4 Precautions for Low power dissipation mode, ring oscillator low power dissipation mode

If the CM05 bit is set to "1" (main clock stop), the following commands must not be executed.

- Program
- Block erase
- Erase all unlocked blocks
- Lock bit program

1.13.5 Writing command and data

Write the command code and data at even addresses.

1.13.6 Precautions for Program Command

Write 'xx4016' in the first bus cycle and write data to the write address in the second bus cycle, and an auto program operation (data program and verify) will start. Make sure the address value specified in the first bus cycle is the same even address as the write address specified in the second bus cycle.



1.13.7 Precautions for Lock Bit Program Command

Write 'xx7716' in the first bus cycle and write 'xxD016' to the uppermost address of a block (even address, however) in the second bus cycle, and the lock bit for the specified block is cleared to "0". Make sure the address value specified in the first bus cycle is the same uppermost block address that is specified in the second bus cycle.

1.13.8 Operation speed

Before entering CPU rewrite mode (EW0 or EW1 mode), select 10 MHz or less for CPU clock using the CM0 register's CM06 bit and CM1 register's CM17–6 bits. Also, set the PM1 register's PM17 bit to 1 (with wait state).

1.13.9 Instructions inhibited against use

The following instructions cannot be used in EW0 mode because the flash memory's internal data is referenced: UND instruction, INTO instruction, JMPS instruction, JSRS instruction, and BRK instruction

1.13.10 Interrupts

EW0 Mode

- Any interrupt which has a vector in the variable vector table can be used providing that its vector is transferred into the RAM area.
- The NMI and watchdog timer interrupts can be used because the FMR0 register and FMR1 register are initialized when one of those interrupts occurs. The jump addresses for those interrupt service routines should be set in the fixed vector table.

Because the rewrite operation is halted when a \overline{NMI} or watchdog timer interrupt occurs, the rewrite program must be executed again after exiting the interrupt service routine.

- The address match interrupt cannot be used because the flash memory's internal data is referenced.
- EW1 Mode
 - Make sure that any interrupt which has a vector in the variable vector table or address match interrupt will not be accepted during the auto program or auto erase period.
 - Avoid using watchdog timer interrupts.
 - The NMI interrupt can be used because the FMR0 register and FMR1 register are initialized when this interrupt occurs. The jump address for the interrupt service routine should be set in the fixed vector table.

Because the rewrite operation is halted when a $\overline{\text{NMI}}$ interrupt occurs, the rewrite program must be executed again after exiting the interrupt service routine.

1.13.11 How to access

To set the FMR01, FMR02, or FMR11 bit to "1", write "0" and then "1" in succession. This is necessary to ensure that no interrupts or DMA transfers will occur before writing "1" after writing "0". Also only when $\overline{\text{NMI}}$ pin is "H" level.



1.13.12 Writing in the user ROM area

EW0 Mode

• If the power supply voltage drops while rewriting any block in which the rewrite control program is stored, a problem may occur that the rewrite control program is not correctly rewritten and, consequently, the flash memory becomes unable to be rewritten thereafter. In this case, standard serial I/O or parallel I/O mode should be used.

EW1 Mode

• Avoid rewriting any block in which the rewrite control program is stored.

1.13.13 DMA transfer

In EW1 mode, make sure that no DMA transfers will occur while the FMR0 register's FMR00 bit = 0 (during the auto program or auto erase period).

1.13.14 Regarding Programming/Erasure Times and Execution Time

As the number of programming/erasure times increases, so does the execution time for software commands (Program, Block Erase, Erase All Unlock Blocks, and Lock Bit Program). Especially when the number of programming/erasure times exceeds 1,000, the software command execution time is noticeably extended. Therefore, the software command wait time that is set must be greater than the maximum rated value of electrical characteristics.

The software commands are aborted by hardware reset 1, hardware reset 2, $\overline{\text{NMI}}$ interrupt, and watchdog timer interrupt. If a software command is aborted by such reset or interrupt, the block that was in process must be erased before reexecuting the aborted command.



2. Differences Made Depending on Manufactured Time

2.1 Vdet2 Detection

The present version of the products may not detect the Vdet2 voltage in the voltage detection circuit properly. Therefore, the followings should be noted.

- (1) When the VC25 bit in the VCR2 register is set to "1" (enabling the RAM retention limit detection circuit), the present version may not be reset even if the voltage at the Vcc1 input pin drops below Vdet2.
- (2) The WD5 bit in the WDC register may not change properly.

Supplementary Explanation

Normally, during the stop mode, the Vdet3 voltage is not detected, and thus no reset is generated even when the input voltage at the Vcc1 pin drops to Vdet3 or less. Therefore, if the microcomputer is not reset when the Vcc1 voltage drops below Vdet2 due to the reason described in the above No.1, the microcomputer cannot get out of the stop mode with Hardware Reset 2.



2.2 RESET Input

Ensure that pin RESET must hold valid-low state during powering-up.

When using a reset IC, use a CMOS type IC. When using an open-drain type reset IC, insert a capacitor between the reset input and Vss and a resistor between the input and Vcc respectively. The R-C time constant of the capacitor and resistor must provide a low state at least 10 times longer than the Vcc rise time.



2.3 Serial I/O

For the RxDi input setup time, refer to the rated values shown below, as well as Electrical Characteristics Table 1.26.23, "Serial I/O," and Table 1.26.42, "Serial I/O," in the Hardware Manual.

Symbol	Parameter	Standard		Unit
Symbol	Falameter		Max.	
tsu(D-C)	RxDi input setup time	70		ns

Note: Refer to "Table 1.26.23. Serial I/O of the Electrical Characteristics in the Hardware Manual".

Table2.3.2. Serial I/O (Vcc1=Vcc2=3V)

Cumhal	Parameter		Standard	
Symbol			Max.	Unit
tsu(D-C)	RxDi input setup time			ns

Note: Refer to "Table 1.26.42. Serial I/O of the Electrical Characteristics in the Hardware Manual".



REVISION HISTORY

M16C/62 GROUP (M16C/62P) USAGE NOTES

Rev.	Date	Description		
		Page	Page Summary	
1.0 J	lan/31/Y03	1 8 9 15 18	Figure 1.1.1 is partly revised. The section "1.3 Precautions for DMAC" is added. The section "1.4.1 Timers A and B" is added. The section "1.4.3.2 Timer B (Pulse Period/Pulse Width Measurement Mode" is partly revised. The section "1.5.3 Reception" is partly revised.	
		19 22 25 26 38	The section "1.6 Precautions for Serial I/O (UART Mode, Special Mode 2)" is partly revised. The section "1.8 Precautions for Power Control" is partly revised. The section "1.11.1 Precautions for Functions to Inhibit Rewriting Flash Memory Rewrite" is partly revised. The section "1.11.2 Precautions for Program Command" is partly revised. The section "1.12 Precautions for PLL Frequency Synthesizer" is partly revised.	
1.10 M	Лау/28/Y03	- 5-8 5 6 7 10 10 to 13 14 15 16 20 21 22 23 25-27 27 29 30	A written order is all changed. The written order of the section "1.5 Precautions for Interrupt" is changed. The section "1.5.2 Setting the SP" is added. Figure 1.5.1 is revised. The section "1.5.5 INT Interrupt" is revised. The section "1.5.6 Rewrite the Interrupt Control Register" is revised. The text of the section "1.7 Precautions for Timers" and the section "1.7.1 Timer A" is deleted. "1." of the section "1.7.1.1 Timer A (Timer Mode)" to "1.7.1.4 Timer A (Pulse Width Modulation Mode)"is revised. "1." of the section "1.7.2.1 Timer B (Timer Mode)" is revised. "1." of the section "1.7.2.2 Timer B (Event Counter Mode)" is added. "1." of the section "1.7.2.3 Timer B (Pulse Period/Pulse Width Measurement Mode)" is revised. The section "1.9.2 Special Mode 4 (SIM Mode)" is added. Figure 1.10.1 is revised. A written order is changed. "2." of the section "1.11 Precautions for Programmable I/O Ports" is revised. The section "1.13.14 Regarding Programming/Erasure Times and Execution Time" is added. The section "2.2 RESET Input" is added. The section "2.3 Serial I/O" is added.	

RENESAS 16-BIT SINGLE-CHIP MICROCOMPUTER USAGE NOTES REFERENCE BOOK M16C/62 Group (M16C/62P) Rev.1.10

Editioned by Committee of editing of RENESAS Semiconductor Usage Notes Reference Book

This book, or parts thereof, may not be reproduced in any form without permission of Renesas Technology Corporation.

Copyright © 2003. Renesas Technology Corporation, All rights reserved.

M16C/62 Group (M16C/62P) Usage Notes Reference Book





Renesas Technology Corp. 2-6-2, Ote-machi, Chiyoda-ku, Tokyo, 100-0004, Japan