

PIC16C84

8-Bit CMOS EEPROM Microcontroller

FEATURES

High performance RISC-like CPU

- · Only 35 single word instructions to learn
- All instructions single cycle (400 ns) except for program branches which are two-cycle
- Operating speed: DC 10 MHz clock input
 - DC 400 ns instruction cycle
- 14-bit wide instructions
- 8-bit wide data path
- 1024 x 14 on-chip EEPROM program memory
- 36 x 8 general purpose registers (SRAM)
- 15 special function hardware registers
- 64 x 8 EEPROM data memory
- · 8 levels deep hardware stack
- Direct, indirect and relative addressing modes
- · Four interrupt sources:
- External INT pin
- RTCC timer overflow
- PortB<7:4> interrupt on change
- Data EEPROM write complete

Peripheral features

- 13 I/O pins with individual direction control
- · High current sink/source for direct LED drive
 - 25 mA sink max. per pin
 - 20 mA source max. per pin
- 8-bit real time clock/counter (RTCC) with 8-bit programmable prescaler

Special microcontroller features

- · Power-on reset
- Power-up timer
- · Oscillator start-up timer
- Watchdog timer (WDT) with its own on-chip RC oscillator for reliable operation
- Security EEPROM fuse for code-protection
- Power saving SLEEP mode
- User selectable oscillator options:
 - RC oscillator: RC
 - Crystal/resonator: XT
 - High-speed crystal/resonator: HS
- Power-saving low-frequency crystal: LP
- Serial, In-System Programming (ISP) of EEPROM program and data memory using only two pins

FIGURE A - PIN CONFIGURATION

PDIP, SOIC RA2 [• 1 18 🗋 RA1 BA3 17 2 PICI RA4/RTCC 3 16 15 OSC2/CLKOUT 14 VDD MCLR/VPP 4 Vss 🛛 5 16C84 13 🗍 RB7 RB0/INT 6 12 🗍 RB6 11 🗍 RB5 RB3 🗌 9 10 🗍 RB4

CMOS technology

- Low-power, high-speed CMOS EEPROM technology
- Fully static design
- Wide operating voltage range:
 - Commercial: 2.0V to 6.0V
 - Industrial: 2.0V to 6.0V
 - Automotive: 2.0V to 6.0V
- · Low power consumption
 - < 2 mA @ 5V, 4 MHz
 - 15 μA typical @ 2V, 32 KHz
 - < 1 μA typical standby current @ 2V

INTRODUCTION

The PIC16C84 is a high-performance, low-cost, CMOS, fully-static 8-bit microcontroller with 1K x 14 EEPROM program memory and 64 bytes of EEPROM data memory. It is the second member of an enhanced family of PIC16CXX microcontrollers (customers familiar with the PIC16C5X products may refer to Appendix A for a list of enhancements).

Its high performance is due to instructions that are all single word (14-bit wide), which execute in single cycle (400 ns at 10 MHz clock) except for program-branches which take two cycles (800 ns).

The PIC16C84 has four interrupt sources and an eight level hardware stack.

The peripherals include an 8-bit timer/counter with an 8-bit prescaler (effectively a 16 bit timer) and 13 bidirectional I/O pins. The high current drive (25 mA max. sink, 20 mA max source) of the I/O pins help reduce external drivers and therefore, system cost.

The PIC16C84 product is supported by an assembler, an in-circuit emulator and a production quality programmer. These tools are supported on IBM PC and compatible machines.

FIGURE B - PIC16C84 BLOCK DIAGRAM




Table of Contents

	4
Features	
Introduct	ion 1
1.0	General Description4
1.1	Compatibility with PIC16C5X4
1.2	Applications4
2.0	PIC16C84 Device Varieties4
2.1	Quick-Turnaround-Production (QTP) Devices4
2.2	Serialized Quick-Turnaround-Production (SQTP) Devices 4
3.0	Architectural Overview5
3.1	PIC16C84 Pinout Descriptions5
3.2	Clocking Scheme/Instruction Cycle
3.3	Instruction Flow/Pipelining6
3.4	Program Memory Organization6
3.5	Program Counter Module7
3.6	Stack
3.7	Register File Organization7
3.7.1	Register File Addressing Modes7
3.8	Indirect Addressing Register9
3.8.1	RTCC (f01)9
3.8.2	PCL (f02)
3.9	STATUS Register (f03)9
3.9.1	Carry/Borrow and Digit Carry/Borrow Bits9
3.9.2	Time Out and Power Down Status Bits (TO, PD)9
3.10	Arithmetic and Logic Unit (ALU)11
3.11	W Register
3.12	Interrupts11
3.12.1	INT Interrupt11
3.12.2	RTCC Interrupt11
3.12.3	Port RB Interrupt11

3.12.4	EEPROM Write Interrupt	.11
4.0	Instruction Set Summary	.13
4.1	Instruction Set	
4.2	Instruction Description	.15
5.0	Special Features of the CPU	.21
5.1	Reset	.21
5.2	Power-on-Reset (POR), Power-up-Timer (PWRT) and	
	Oscillator Start-up Timer (OST)	.21
5.3	Watchdog Timer (WDT)	.24
5.3.1	WDT Period	.24
5.3.2	WDT Programming Considerations	.24
5.4	Oscillator Configurations	.24
5.4.1	Oscillator Types	.24
5.4.2	Crystal Oscillator	.24
5.4.3	RC Oscillator	. 25
5.5	Power Down Mode (SLEEP)	. 26
5.5.1	Wake-up from SLEEP	. 26
5.6	Configuration Fuses	. 26
5.7	ID Locations	. 26
5.8	Code Protection	. 26
5.8.1	Verifying a Code-Protected PIC	. 26
6.0	Overview of Peripherals	28
6.1	PortA	28
6.2	PortB	29
6.3	I/O Programming Considerations	31
6.3.1	Bidirectional I/O Ports	31
6.3.2	Successive Operations on I/O Ports	32
6.3.3	Operation in Noisy Environment	32
6.4	Real Time Clock/Counter (RTCC)	32
6.4.1	Using RTCC with External Clock	32
6.4.2	Prescaler	34

6.5	OPTION Register
6.6	EEPROM Data Memory
6.6.1	Reading the EEPROM Data Memory
6.6.2	Writing to the EEPROM Data Memory
6.6.3	EECON1 and EECON2 Registers
6.6.4	Protection Against Spurious Write
7.0	Electrical Characteristics
7.1	DC Characteristics40
7.2	DC Characteristics41
7.3	DC Characteristics
7.4	AC Characteristics
7.5	Electrical Structure of Pins45
8.0	Timing Diagrams46
9.0	DC and AC Characteristics Graphs/Tables
10.0	Packaging Diagrams and Dimensions
10.1	18-Lead Plastic Dual In-Line (.300 mil)55
10.2	18-Lead Plastic Surface Mount (SOIC, 300 mil)56
10.3	Package Marking Information
11.0	Programming the PIC16C8458
12.0	Development Support
12.1	PICMASTER: High Performance Universal In-Circuit
	Emulator System
12.1.1	Host System Requirements
12.1.2	Emulator System Components58
12.2	PICALC Cross-Assembler
12.3	PRO MASTER60
Append	x A61
	х В61
Index	
	nd Support
Saloo u	

Table of Figures

А	Pin Configuration	1
В	PIC16C84 Block Diagram	2
3.2.1	Clock/Instruction Cycle	
3.4.1	Program Memory Map and Stack	
3.5.1	Loading of PC in Different Situations	7
3.7.1	Register File Map	7
3.7.1.1	Direct/Indirect Addressing	8
3.7.2	Register File Summary (PIC16C71)	8
3.9.1	Status Register	. 10
3.12.1	Interrupt Logic	. 11
3.12.1.1	INT Pin Interrupt Timing	. 12
3.12.2	INTCON Register	. 12
5.0.1	Simplified Block Diagram of On-Chip Reset Circuit	.21
5.2.1	Time-out Sequence on Power-up (MCLR not Tied	
	to VDD): Case 1	. 23
5.2.2	Time-out Sequence on Power-up (MCLR not Tied	
	to VDD): Case 2	. 23
5.2.3	Time-out Sequence on Power-up (MCLR Tied to VDD)	
5.2.4	External Power on Reset Circuit	
5.2.5	Brown Out Protection Circuit 1	
5.2.6	Brown Out Protection Circuit 2	. 24
5.4.1	Crystal Operation (or Ceramic Resonator) (HS, XT or	
	LP OSC Configuration)	. 25
5.4.2	External Clock Input Operation (HS, XT or	
	LP OSC Configuration)	
5.4.3	RC Oscillator (RC Type Only)	
5.5.1.1	Wake Up from SLEEP Through Interrupt	
5.6.1	Configuration Word	
6.1.1	Block Diagram of RA0 - RA3 Pins	
6.1.2	Block Diagram of RA4 Pin	
6.2.1	Block Diagram of Port Pins RB<7:4>	
6.2.2	Block Diagram of Port Pins RB<3:0>	
6.3.1	Successive I/O Operation	
6.4.1	RTCC Block Diagram (Simplified)	
6.4.2	RTCC Timing: INT Clock/No Prescale	
6.4.3	RTCC Timing: INT Clock/Prescale 1:2	. 33
6.4.4	RTCC Interrupt Timing	
6.4.2.1	RTCC Timing with External Clock	. 35
6.4.3.1	Block Diagram of the RTCC/WDT Prescaler	. 35
6.5.1	OPTION Register	
6.6.3.1	EECON1 Register	
7.5.1	Electrical Structure of I/O Pins (RA, RB)	
7.5.2	Electrical Structure of MCLR and RTCC Pins	
8.0.1	RTCC Timing	. 46

8.0.2	Input/Output Timing for I/O Ports	46
9.0.1	Typical RC Oscillator Frequency vs. Temperature	47
9.0.2	Typical RC Oscillator Frequency vs VDD	
9.0.3	Typical RC Oscillator Frequency vs VDD	47
9.0.4	Typical RC Oscillator Frequency vs Vod	
9.0.5	Typical Ipd vs VDD Watchdog Disabled 25°C	
9.0.6	Typical Ipd vs VDD Watchdog Enabled 25°C	
9.0.7	Maximum Ipd vs VDD Watchdog Disabled	
9.0.8	Maximum Ipd vs VDD Watchdog Enabled	
9.0.9	Vтн (Input Threshold Voltage) of I/O Pins vs VDD	
9.0.10	VIH, VIL of MCLR, RTCC and OSC1 (in RC Mode)	
	vs Vdd	50
9.0.11	VTH (Input Threshold Voltage) of OSC1 Input (In XT,	
	HS, and LP Modes) vs VDD	50
9.0.12	Typical Ibb vs Freq. (EXT Clock, 25°C)	51
9.0.13	Maximum IDD vs Freq. (EXT Clock, -40° to +85°C)	51
9.0.14	WDT Timer Time-out Period vs VDD	
9.0.15	Transconductance (gm) of HS OScillator vs VDD	52
9.0.16	Transconductance (gm) of LP OScillator vs VDD	
9.0.17	Transconductance (gm) of XT OScillator vs VDD	
9.0.18	IOH VS VOH, VDD = 3V	
9.0.19	IOH VS VOH, VDD = 5V	
9.0.20	IOL VS VOL, VDD = 3V	
9.0.21	IOL VS VOL, VDD = 5V	53
12.1.1	PICMASTER	
12.1.2	PICMASTER System Configuration	
12.1.3	PICMASTER Typical Screen	60

Table of Tables

3.9.2.1	Events Affecting PD/TO Status Bits	10
3.9.2.2	PD/TO Status After Reset	
4.1	Instruction Set	14
5.1.1	Reset Conditions for Registers	
5.2.1	Time-out in Various Situations	
5.4.1	Capacitor Selection for Ceramic Resonators	
5.4.2	Capacitor Selection for Crystal Oscillator	25
6.1.1	PortA Functions	29
6.1.2	Summary of PortA Registers	29
6.2.1	PortB Functions	31
6.2.2	Summary of PortB Registers	
6.4	Summary of RTCC Registers	
9.0.1	RC Oscillator Frequencies	
9.0.2	Input Capacitance	54

Trademarks:

PIC is a registered trademark of Microchip Technology Incorporated in the United States.

PICMASTER and PRO MASTER are trademarks of Microchip Technology Incorporated.

IBM PC is a registered trademark of IBM Corporation.

MS DOS and Microsoft Windows are registered trademarks of Microsoft Corporation.

1.0 GENERAL DESCRIPTION

The PIC16C84 is a low-cost, high-performance, CMOS, fully static, EEPROM-based 8-bit microcontroller. The EEPROM program memory is intended to be used for code development as well as One-Time-Programmable memory for full production. The program memory can not be updated during code execution. However, a special "in-system-programming" capability using only two pins to serially input and output data allows users to update program code of the PIC16C84 embedded in a system. The EEPROM data memory (64 bytes) is readable and writable during normal execution at full VDD range (2.0V - 6.0V).

The PIC16C84 employs an advanced RISC-like architecture. A reduced set of 35 instructions, single word instructions (14-bit wide), single cycle instructions except for 2-cycle program branches, instruction pipelining, large register set and separate instruction and data memory (Harvard architecture) schemes are some of the architectural innovation used to achieve very high performance. The PIC16C84 typically achieves a 2:1 code compression and a 4:1 speed improvement over other 8 bit microcontrollers in its class.

The PIC16C84 is equipped with special features to reduce external components and thus reduce cost, enhance system reliability and reduce power consumption. There are four oscillator options, of which the single pin RC oscillator provides a low cost solution and the LP oscillator minimizes power consumption. The SLEEP (power down) mode offers power saving. The user can wake up the chip from SLEEP through external interrupts and reset.

A highly reliable watchdog timer with its own on-chip RC oscillator provides protection against software malfunction.

1.1 Compatibility with PIC16C5X

Those users familiar with the PIC16C5X family of microcontrollers will realize that this is an improved version of the PIC16C5X architecture. Please refer to Appendix A for a detailed list of modifications. Code written for PIC16C5X can be easily ported to the PIC16C84 (see Appendix B).

1.2 Applications

The PIC16C84 fits perfectly in applications ranging from high speed automotive and appliance control to lowpower remote sensors, electronic locks and security devices. The PIC16C84 is also ideal for smart cards and RF tags. The EEPROM technology makes customization of application programs (transmitter codes, motor speeds, receiver frequencies, etc.) extremely fast and convenient. The small footprint packages for through hole or surface mounting make this microcontroller series perfect for all applications with space limitations. Low cost, low power, high performance, ease of use, and I/O flexibility makes the PIC16C84 very versatile even in areas where no microcontroller use has been considered before (e.g. timer functions, replacement of "glue" logic in larger systems, co-processor applications).

Additionally, the In System Programmability of the PIC16C84 (using only two pins for data transfer) offers flexibility to customize a product after complete assembly and test.

This feature can be used to serialize a product, store calibration data available only after final test or to upgrade the firmware on finished goods.

2.0 PIC16C84 DEVICE VARIETIES

A variety of frequency ranges and packaging options are available. Depending on application and production requirements the proper device option can be selected using the information and tables in this section. When placing orders, please use the "PIC16C84 Product Identification System" on the back page of this data sheet to specify the correct part number.

2.1 <u>Quick-Turnaround-Production (QTP)</u> <u>Devices</u>

Microchip offers a QTP Programming Service for factory production orders. This service is made available for users who chose not to program a medium to high quantity of units and whose code patterns have stabilized. All EEPROM program memory locations and fuse options already programmed by the factory. Certain code and prototype verification procedures do apply before production shipments are available. Please contact your Microchip Technology sales office for more details.

2.2 <u>Serialized Quick-Turnaround-Production</u> (SQTP) Devices

Microchip offers the unique programming service where few locations in each device is programmed with a different serial number. The serial number may be random, pseudo-random or sequential.

Serial programming allows each device to have a unique number which can serve as entry-code, pass-word or ID number.

3.0 ARCHITECTURAL OVERVIEW

The high performance of the PIC16C84 can be attributed to a number of architectural features commonly found in RISC microprocessors. To begin with, the PIC16C84 uses a Harvard architecture, in which, program and data are accessed from separate memories. This improves bandwidth over traditional Von-Neuman architecture where program and data are fetched from the same memory. Separating program and data memory further allows instructions to be sized differently than 8bit wide data word. In PIC16C84, op-codes are 14-bit wide making it possible to have all single word instructions. A 14 bit wide program memory access bus fetches a 14 bit instruction in a single cycle. A two-stage pipeline overlaps fetch and execution of instructions. Consequently, all instructions (35) execute in a single cycle except for program branches.

The PIC16C84 address 1K x 14 program memory space, all on-chip. Program execution is internal only (microcontroller mode).


The PIC16C84 can directly or indirectly address its 48 register files or data memory. All special function registers including the program counter are mapped in the data memory. The instruction set is fairly orthogonal (symmetrical) which makes it possible to carry out any operation on any register using any addressing mode. This symmetrical nature and lack of 'special optimal situations' make programming with the PIC16C84 simple yet efficient. In addition, the learning curve is reduced significantly.

	Pin	Pin function							
Pin name	Туре	Normal operation	Serial In-System Programming (ISP) Mode						
Vdd	Р	Power	Power						
Vss	Р	Ground	Ground						
OSC1/CLKIN	1	Clock input/oscillator connection	-						
OSC2/CLKOUT	1/0	Oscillator connection/CLKOUT output. It is CLKOUT in RC oscillator mode and oscillator connection in all other modes.	-						
MCLR/VPP	I/P	Master clear (external reset) input. Active low.	Master clear. Apply high voltage (VPP) to enter programming mode.						
RA4/RTCC	I	Open-drain output/input pin. It is also the clock input to RTCC timer/counter: Schmitt trigger input buffer	-						
RA0	I/0	Bidirectional I/O pin. TTL input levels	-						
RA1	I/0	Bidirectional I/O pin. TTL input levels	-						
RA2	I/0	Bidirectional I/O pin. TTL input levels	-						
RA3	1/0	Bidirectional I/O pin. TTL input levels	-						
RB0/INT	1/0	Bidirectional I/O pin/External interrupt input. TTL input levels	-						
RB1	I/0	Bidirectional I/O pin. TTL input levels	-						
RB2	I/0	Bidirectional I/O pin. TTL input levels	-						
RB3	I/0	Bidirectional I/O pin. TTL input levels	-						
RB4	I/0	Bidirectional I/O pin. TTL input levels	-						
RB5	1/0	Bidirectional I/O pin. TTL input levels	-						
RB6	I/0	Bidirectional I/O pin. TTL input levels	Clock input						
RB7	1/0	Bidirectional I/O pin. TTL input levels	Data input/output						

3.1 - PIC16C84 PINOUT DESCRIPTION

Legend: I = input, O = output, I/O = input/output, P = power. - = Not used.

FIGURE 3.2.1 - CLOCK/INSTRUCTION CYCLE



3.2 Clocking Scheme/Instruction Cycle

The clock input (from pin OSC1) is internally divided by four to generate four non overlapping quadrature clocks namely Q1, Q2, Q3 and Q4. Internally, the PC is incremented every Q1, an instruction is fetched from the program memory and latched into instruction register in Q4. It is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow is shown in Figure 3.2.1.

3.3 Instruction Flow/Pipelining

An "Instruction Cycle" consists of Q1, Q2, Q3 and Q4 cycles. The Instruction fetch and execute cycles are pipelined such that fetch takes one instruction cycle while the decode and execute takes another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g. GOTO) then two cycles are required to complete the instruction.

A fetch cycle begins with the program counter (PC) incrementing in Q1.

The fetched instruction is latched into the "Instruction Register (IR)" which is decoded and executed during Q2, Q3 and Q4. Data memory is read during Q2 (operand read) and written during Q4 (destination write).

3.4 Program Memory Organization


The PIC16C84 has a 13-bit wide program counter (figure 3.4.1) capable of addressing an 8K x 14 program memory space. Only the first 1K x 14 (0000h - 03FFh) are physically implemented. Accessing a location above 3FFh will cause a wrap-around within the first 1K x 14 space. The reset vector is at 0000h and the interrupt vector is at 0004h.

The EEPROM program memory of the PIC16C84 is rated for limited Erase/write cycles. To program the program memory, the part must be put into a special mode by raising MCLR pin to high voltage (see section

11.5 for programming specification). Also, VDD must be 4.5V to 5.5V during programming. The PIC16C84 is not suitable for applications where program memory is updated in the user application frequently.

The program memory can be programmed serially using two data/clock pins (see section 11) which makes insystem programming (ISP) possible. This allows the user to customize the system during final testing or upgrade a system in the field.

FIGURE 3.4.1 - PROGRAM MEMORY MAP AND STACK



3.5 Program Counter Module

The program counter (PC) is 13-bit wide. The low byte, PCL is a readable and writable register (02h). The high byte of the PC, PCH is not directly readable or writable. The high byte of the PC can be written through the PCLATH register (0Ah). When the PC is loaded with a new value during a CALL, GOTO or a write to PCL, the high bits of PC are loaded from PCLATH as shown in figure 3.5.1.

3.6 <u>Stack</u>

The PIC16C84 has an 8 deep x 13 bit wide hardware stack. The stack space is not part of either program or data space and the stack pointer is not readable or writable. The PC is pushed in the stack when a CALL instruction is executed or an interrupt is acknowledged. The stack is popped in the event of a RETURN, RETLW or RETFIE instruction execution. PCLATH (0Ah) is not affected by a PUSH or a POP operation.

3.7 Register File Organization

The register file is organized as 128 x 8. It is accessed either directly or indirectly through the file select register FSR. It is also referred to as the data memory. There are several register file page select bits in the STATUS register allowing up to four pages. However, data memory extends only up to 2Fh. The first 12 locations are used to map special function registers. Locations 0Ch - 2Fh are general purpose registers implemented as static RAM. Some special function registers are mapped in page 1. When in page 1, accessing locations 8Ch - AFh will access the RAM in page 0 (Figure 3.7.1).

3.7.1 REGISTER FILE ADDRESSING MODES

The register file can be addressed directly or indirectly. In both modes, up to 512 register locations can be addressed.

<u>Direct addressing mode</u>: An effective 9-bit direct address is obtained by concantenating 7 bits of direct address from the opcode and two bits (RP1, RP0) from the status register as shown in figure 3.7.1.1.

Indirect addressing mode: Indirect addressing is possible by using file address 00h. Any instruction using f0 as file register actually accesses data pointed to by the file select register, FSR (address 04h). Reading f0 itself indirectly will produce 00h. Writing to f0 indirectly results in a no-operation (although status bits may be affected). An effective 9-bit address is obtained by concantenating the 8-bit FSR register and the IRP bit from the status register as shown in figure 3.7.1.1.

Please note that some special function registers are mapped in page 1. It will be necessary to set RP0 bit to address then. Both RP1 and IRP bits are essentially not used.

For convenience, the general purpose registers are mapped both in page 0 and page 1.

FIGURE 3.5.1 - LOADING OF PC IN DIFFERENT SITUATIONS




FIGURE 3.7.1 - REGISTER FILE MAP




FIGURE 3.7.1.1 - DIRECT/INDIRECT ADDRESSING




FIGURE 3.7.2 - REGISTER FILE SUMMARY (PIC16C84)

Fil	lename	Bit 7	Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0										
Page 0:													
00	IND0	Uses contents	s of FSR to a	address data	a memory (r	not a physical reg	jister)			00000000			
01	RTCC	8 Bit Real Tin	ne clock cou	nter		,				XXXXXXXX			
02	PCL	Low order 8 b	oits of PC							00000000			
03	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	00011XXX			
04	FSR	Indirect data	memory, add	dress pointe	r 0					XXXXXXXX			
05	PORTA	-	-	-	RA4/RT	RA3/AIN3/VREF	RA2/AIN2	RA1/AIN1	RA0/AIN0				
06	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0/INT				
07		Not implement	nted										
08	EEDAŤA	EEPROM Da	ta Register							XXXXXXXX			
09	EEADR	EEPROM Ad	EEPROM Address Register										
0A	PCLATH	Holding regis	ter for high b	yte of PC (N	lote 1)					00000			
0B	INTCON	GIE	ADIE	RTIE	INTE	RBIE	RTIF	INTF	RBIF	0000000X			
Page 1:													
80	IND0	MAPPED	IN PAGE 0										
81	OPTION	RBPU	INTEDG	RTS	RTE	PSA	PS2	PS1	PS0	11111111			
82	PCL	Mapped in	n page 0										
83	STATUS	Mapped in	n page 0										
84	FSR	Mapped in	Mapped in page 0										
85	TRISA	PORTA (1	PORTA (f05) data direction register							11111			
86	TRISB	PORTB (1	PORTB (f06) data direction register							11111111			
87		Not imple	mented										
88	EECON1	-	-	-	EEIF	WRERR	WREN	WR	RD	0000x000			
89	EECON2	Not a phy	sical registe	r									
8A	PCLATH	Mapped i	n page 0										
8B	INTCON	Mapped i	n page 0										

Notes: 1: The upper byte of the program counter is not directly accessible. f0A is a holding register for PC<15:8> whose contents are updated from or transfered to the upper byte of the program counter.

x = unknown u = unchanged

3.8 Indirect Addressing Register (f00)

It is not a physical register. Addressing f0 will cause an indirect addressing. See 3.7.1.1 for details.

3.8.1 RTCC (f01)

8-bit real time clock counter. See section 6.4 for details. 3.8.2 PCL (f02)

Low order 8-bits of the PC. See section 3.5 for details.

3.9 STATUS Register (f03)

This register contains the arithmetic status of the ALU, the RESET status, and the page preselect bits for data memory.

The status register (f03) can be the destination for any instruction like any other register. However, the status bits are set following the write operation (Q4). Furthermore, TO and PD bits are not writable. Therefore, the result of an instruction with status register as destination may be different than intended. For example, CLRF f3 will clear all bits except for TO and PD and then set the Z bit and leave status register as 000UU100 (where U = unchanged).

It is recommended, therefore, that only BCF, BSF and MOVWF instructions are used to alter the status registers because these instructions do not affect any status bit.

For other instructions, affecting any status bits, see section "Instruction Set Summary" (Section 4.0).

3.9.1 CARRY/BORROW AND DIGIT CARRY/ BORROW BITS

The carry bit (C) is a carry out in addition operations (ADDWF, ADDLW) and a borrow out in subtract operations (SUBWF, SUBLW). The following examples explain operation of carry/borrow bit:

;SUBLW Example #1 ; MOVLW 0x01 :wreg=1

MOVLW	0x01	;wreg=1
SUBLW	0x02	;wreg= 2-wreg = 2-1=1
		;Carry=1: result is positive
;		
;SUBLW	Example	#2
;		
MOVLW	0x02	;wreg=2
SUBLW	0x01	;wreg=1-wreg=1-2=FFh
		;Carry=0: Result is negative
;		
;SUBWF	Example	#1
;		
clrf	0x20	;f(20h)=0
movlw	1	;wreg=1
subwf	0x20	;f(20h)=f(20h)-wreg=0-1=FFh
		;Carry=0:Result is negative
;		
;SUBWF	Example	#2
movlw	0xFF	;
movwf	0x20	;f(20h)=FFh
clrw		;wreg=0
subwf	0x20	; $f(20h) = f(20h) - wreg = FFh - 0 = FFh$
		;Carry=1: Result is positive
;		- •
•		

The digit carry operates in the same way as the carry bit, i.e.: it is a borrow in subtract operations.

3.9.2 <u>TIME OUT AND POWER DOWN STATUS</u> <u>BITS (TO, PD)</u>

The "TO" and "PD" bits in the status register f03 can be tested to determine if a RESET condition has been caused by a watchdog timer time-out, a power-up condition, or a wake-up from SLEEP by the watchdog timer or $\overline{\text{MCLR}}$ pin.

These status bits are only affected by events listed in Table 3.9.2.1.

FIGURE 3.9.1 - STATUS REGISTER




TABLE 3.9.2.1 - EVENTS AFFECTING PD/TO STATUS BITS

Event TO PD Remarks											
Power-up 1 1											
WDT Timeout	0	U	No effect on PD								
SLEEP instruction	1	0									
CLRWDT instruction 1 1											
U: unchanged		aardlaaa	of the status of the TO								

Note: A WDT timeout will occur regardless of the status of the TO bit. A SLEEP instruction will be executed, regardless of the status of the PD bit. Table 3.9.2.2 reflects the status of PD and TO after the corresponding event.

TABLE 3.9.2.2 - PD/TO STATUS AFTER RESET

то	TO PD RESET was caused by									
0	0 WDT wake-up from SLEEP									
0	0 1 WDT time-out (not during SLEEP)									
U	0	MCLR wake-up from SLEEP								
1	1	Power-up								
U	U MCLR reset during normal operation									
	U: unchanged Note: The PD and TO bit maintain their status until an event of Table 3.9.2.1 occurs. A low-pulse on the MCLR input does not change the PD and TO status bits.									

3.10 Arithmetic and Logic Unit (ALU)

The ALU is 8 bit wide and capable of addition, subtraction, shift and logical operations. Unless otherwise mentioned, arithmetic operations are 2's complement in nature. In two-operand instructions, typically one operand is the working register (W register) or the accumulator. The other operand is a file register or an immediate constant. In single operand instructions, the operand is either the W register or a file register.

3.11 W Register

The W register is an 8-bit working register (or accumulator) used for ALU operations. It is not in the data memory.

3.12 Interrupts

The PIC16C84 has four sources of interrupt: external interrupt from RB0/INT pin, RTCC timer/counter over-flow interrupt, end of data EEPROM write, and interrupt on change on RB<7:4> pins. All the interrupts vector to a single interrupt vector at 0004h. The interrupt control register INTCON records individual interrupt requests in flag bits. It also has individual and global mask bits. The only exception is the data EEPROM write completion interrupt flag (EEIF) which resides in EECON1 register.


A global interrupt enable bit, GIE (INTCON<7>) enables (if = 1) all un-masked interrupts or disables (if = 0) all interrupts. Individual interrupts can be disabled through their corresponding mask bit in INTCON register. GIE is cleared on reset.

When an interrupt is responded to, the GIE is cleared to disable any further interrupt, the return address is pushed into the stack and the PC is loaded with 0004h. The interrupt latency is approximately five cycles for external events such as INT pin or PortB interrupts (figure 3.12.1.1). It is one cycle less for internal events such as RTCC timer overflow (figure 6.4.4). The latency is the same for one or two cycle instructions.

Once in the interrupt service routine the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid recursive interrupts. Individual interrupt flag bits are set regardless of the status of their corresponding mask bit or the GIE bit.

The "return from interrupt" instruction, RETFIE, exits interrupt routine as well as sets the GIE bit to re-enable interrupts.

FIGURE 3.12.1 - INTERRUPT LOGIC



3.12.1 INT INTERRUPT

External interrupt on RB1/INT pin is edge triggered: either rising (if INTEDG = 1, OPTION<6>) or falling (if INTEDG = 0). When a valid edge appears on INT pin, INTF bit is set (INTCON <1>). This interrupt can be disabled by setting INTE control bit INTCON<4> to '0'. The INTF bit (INTCON<1>) must be cleared in software in the interrupt service routine before re-enabling this interrupt. The INT interrupt can wake up the processor from SLEEP if INTE bit was set to '1' prior to going into SLEEP. The status of the GIE bit decides whether or not the processor branches to the interrupt vector following wake-up. See section 5.5 for details on SLEEP and figure 5.5.1 for timing of wake-up from SLEEP through INT interrupt.

3.12.2 RTCC INTERRUPT

An overflow (FFh \rightarrow 00h) in the RTCC will set the RTIF (INTCON<2>) bit. The interrupt can be enabled/disabled by setting/resetting RTIE (INTCON<5>) bit. See section 6.4 for details.

3.12.3 PORT RB INTERRUPT

An input change on port B <7:4> will set the RBIF (INTCON<0>) bit. The interrupt can be enabled/disabled by setting/resetting RBIE (INTCON<4>) bit.

3.12.4 EEPROM WRITE INTERRUPT

The EEPROM write interrupt flag, EEIF (EECON1<4>) when a data EEPROM write is complete. The interrupt can be masked by setting the EEIE bit (INTCON<6>) to '0'. See section 6.1 for details on EEPROM write interrupt.

FIGURE 3.12.1.1 - INT PIN INTERRUPT TIMING




FIGURE 3.12.2 - INTCON REGISTER

GIE EEIE RTIE INTE RBIE RTIF INTF RBIF bit0 bit0 bit0 Boot change interrupt flag Set when RB-7:4> inputs change. Reset in software INT interrupt flag Set when RB-7:4> inputs change. Reset in software INT interrupt flag Set when RTCC overflow interrupt flag Set when RTCC overflow interrupt flag Set when RTCC overflows Reset in software RTCC overflow interrupt flag Set when RTCC overflows Reset in software RBIF interrupt enable bit RBIE = 0: disables RBIF interrupt INT interrupt enable bit INT interrupt enable bit INT = 1: enables RBIF interrupt RTIE = 1: enables RBIF interrupt RTIE = 0: disables RTIF interrupt RTIE = 1: enables RTIF interrupt RTIE = 1: enables RTIF interrupt RTIE = 1: enables RTIF interrupt RTIE = 1: enables RTIF interrupt RTIE = 1: enables RTIF interrupt RTIE = 1: enables RTIF interrupt RTIE = 1: enables RTIF interrupt RTIE = 1: enables RTIF interrupt EEPROM write interrupt enable bit RTIE = 1: enables RTIF interrupt EEPROM write interrupt enable bit EIE = 0: Disable EEIF interrupt EEIF interrupt EIE = 1: Enable EEIF interrupt EEIF interrupt EIE = 1: Enable EEIF interrupt EIEIF interrupt	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Address: 0Bh	B/W:	Readable &
Set when RB<7:4> inputs Change. Reset in software INT interrupt flag Set when INT interrupt occurs Reset in software RTCC overflow interrupt flag Set when RTCC overflows Reset in software RBIF interrupt enable bit RBIE = 0: disables RBIF interrupt RBIE = 1: enables RBIF interrupt INT interrupt enable bit INT = 0: disables INTF interrupt INT = 1: enables INTF interrupt RTIE = 1: enables RTIF interrupt RTIE = 1: enables RTIF interrupt RTIE = 0: Disable ETIF interrupt RTIE = 1: enable ETIF interrupt EEPROM write interrupt enable bit ETIE = 0: Disable EEIF interrupt EEIE = 1: Enable EEIF interrupt EEIE = 1: Enable EEIF interrupt	GIE	EEIE	RTIE	INTE	RBIE	RTIF	INTF		Power on reset value: 0000 000Xb	R: U:	writable Read only Unused, read as '0'
									Set when RB<7:4> i change. Reset in so INT interrupt flag Set when INT interru Reset in software RTCC overflow inter Set when RTCC over Reset in software RBIF interrupt enable RBIE = 0: disables F RBIE = 1: enables F INT interrupt enable INTE = 0: disables II RTIF interrupt enable RTIE = 0: disables F RTIE = 1: enables F	nputs ffware upt occ rupt fla erflows e bit RBIF int BIF int NTF int TIF int TIF int EIF int EIF int	urs Ig terrupt terrupt terrupt terrupt terrupt terrupt terrupt terrupt terrupt terrupt terrupt

4.0 INSTRUCTION SET SUMMARY

Each PIC instruction is a 14-bit word divided into an OPCODE which specifies the instruction type and one or more operands which further specify the operation of the instruction. The PIC instruction set summary in Table 4.1 lists byte-oriented, bit-oriented, and literal and control operations.

For byte-oriented instructions, "f" represents a file register designator and "d" represents a destination designator. The file register designator specifies which file register is to be utilized by the instruction.

The destination designator specifies where the result of the operation is to be placed. If "d" is zero, the result is placed in the W register. If "d" is one, the result is placed in the file register specified in the instruction.

For bit-oriented instructions, "b" represents a bit field designator which selects the number of the bit affected by the operation, while "f" represents the number of the file in which the bit is located.

For literal and control operations, "k" represents an eight or eleven bit constant or literal value.

All instructions are executed within one single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 μ sec. If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2 μ sec.

Notes to Table 4.1

- Note 1: TRIS and OPTION instructions are included in the instruction set for upward compatibility with the PIC16C5X products. Their use in new code is not recommended. Since TRIS and OPTION are made addressible registers, the user may simply write to them. These instructions may not be supported in future PIC16CXX products.
- Note 2: When an I/O register is modified as a function of itself (e.g. MOVF 6,1), the value used will be that value present on the pins themselves. For example, if the data latch is "1" for a pin configured as output and is driven low by an external device, the data will be written back with a '0'.
- Note 3: If this instruction is executed on file register f1 (and, where applicable, d=1), the prescaler will be cleared if assigned to the RTCC.

4.1 INSTRUCTION SET

BYTE-ORIENTED	FILE	REGISTER OPERAT	TIONS			OPCODE $d = 0 for de$ $d = 1 for de$ $f = 7 -bit file$	estinati estinati	on f	f(FILE #	ŧ)
Instruction-Binary	(Hex)	Name N	Anemonic,	Opera	nds	Operati	on	Sta	tus affecte	d Note
00 0111 dfff fff			ADDWF	· · ·	W + f \rightarrow				C, DC, Z	2,3
00 0101 dfff fff			ANDWF	-	W & f \rightarrow	d			Z	2,3
00 0001 1fff fff			CLRF	1	$0 \rightarrow f$				Z	3
00 0001 0XXX XXX	1	Clear W	CLRW		$0 \rightarrow W$				Z	
00 1001 dfff fff		Complement f	COMF		$f \rightarrow d$				Z	2,3
00 0011 dfff fff		and the second	DECF	. 1	$f - 1 \rightarrow d$				Z	2,3
00 1011 dfff fff	- 1					l, skip if zer	0	· ·	None	2,3
00 1010 dfff fff		The second se	INCF	- 1	$f + 1 \rightarrow$				Z	2,3
00 1111 dfff fff		Increment f,Skip if zero	INCFSZ			d, skip if ze	10		None	2,3
00 0100 dfff fff		Inclusive OR W and f	IORWF		W v f \rightarrow	d .			Z	2,3
00 1000 dfff fff		Move f	MOVF		$f\tod$				Z	2,3
00 0000 1fff fff			MOVWF	f,	$W \rightarrow f$				None	3
00 0000 0XX0 000	-	No Operation	NOP	-	-			4. A.	None	
00 1101 dfff fff		1	RLF			<n+1>,C→</n+1>			C	2,3
00 1100 dfff fff		, v	RRF			<n-1>, C→</n-1>				2,3
00 0010 dfff fff		1	SUBWF			d [f + W +	-		C, DC, Z	2,3
00 1110 dfff fff	1	1 '	SWAPF			→ f<4-7> →	d .		None	2,3
00 0110 dfff fff	f 06ff	Exclusive OR W and f	XORWF	f, d	₩ ⊕ f –	→ d			Z	2,3
					13	l	10 9)	7 6	0
BIT-ORIENTED F	ILE RE	GISTER OPERATIO	ONS			OPCODE		b(BIT #)	f(FILI	E #)
BIT-ORIENTED F	ILE RE	GISTER OPERATIC	ONS		<u>ا</u>	OPCODE b = 3-bit bi f = 7-bit file	t addre	ess		Ξ#)
			BCF	f, b	$0 \rightarrow f(b)$	b = 3-bit bi	t addre	ess		E #)
D1 00bb bfff fff 01 01bb bfff fff	flbff		Ţ		$0 \rightarrow f(b)$ $1 \rightarrow f(b)$	b = 3-bit bi	t addre	ess	ess	
01 00bb bfff fff 01 01bb bfff fff	f 1bff f 1bff	Bit Clear f	BCF	f, b	$1 \rightarrow f(b)$	b = 3-bit bi f = 7-bit file	t addre e regist	er addre	ess None	2,3
01 00bb bfff fff 01 01bb bfff fff 01 10bb bfff fff	f 1bff f 1bff f 1bff	Bit Clear f Bit Set f	BCF BSF	f, b f, b	$\begin{array}{l} 1 \rightarrow f(b) \\ \text{Test bit (} \end{array}$	b = 3-bit bi	t addre regist Skip il	er addre f clear	ess None None	2,3
01 00bb bfff fff	f 1bff f 1bff f 1bff	Bit Clear f Bit Set f Bit Test f,Skip if Clear	BCF BSF BTFSC	f, b f, b	$\begin{array}{l} 1 \rightarrow f(b) \\ \text{Test bit (} \end{array}$	b = 3-bit bi f = 7-bit file b) in file (f):	t addre regist Skip il	er addre f clear	None None None None	2,3
01 00bb bfff fff 01 01bb bfff fff 01 10bb bfff fff 01 11bb bfff fff	f lbff f lbff f lbff f lbff f lbff	Bit Clear f Bit Set f Bit Test f,Skip if Clear Bit Test f, Skip if Set	BCF BSF BTFSC	f, b f, b	$\begin{array}{l} 1 \rightarrow f(b) \\ \text{Test bit (} \end{array}$	b = 3-bit bi f = 7-bit file b) in file (f): b) in file (f):	t addre regist Skip il Skip il 8	er addre f clear f set 7	ess None None None None	2,3 2,3
01 00bb bfff fff 01 01bb bfff fff 01 10bb bfff fff 01 11bb bfff fff	f lbff f lbff f lbff f lbff f lbff	Bit Clear f Bit Set f Bit Test f,Skip if Clear Bit Test f, Skip if Set	BCF BSF BTFSC	f, b f, b	$\begin{array}{l} 1 \rightarrow f(b) \\ \text{Test bit (} \end{array}$	b = 3-bit bif = 7-bit fileb) in file (f):b) in file (f):13	t addre e regist Skip if Skip if 8 E	er addre f clear f set 7 k (None None None None None	2,3 2,3
01 00bb bfff fff 01 01bb bfff fff 01 10bb bfff fff 01 11bb bfff fff LITERAL AND CO	f 1bff f 1bff f 1bff f 1bff Dhff	Bit Clear f Bit Set f Bit Test f,Skip if Clear Bit Test f, Skip if Set DL OPERATIONS	BCF BSF BTFSC	f, b f, b f, b	$\begin{array}{l} 1 \rightarrow f(b) \\ \text{Test bit (} \end{array}$	b = 3-bit bi f = 7-bit file b) in file (f): b) in file (f): 13 OPCOD k = 8-bit in	t addre e regist Skip if Skip if 8 E	er addre f clear f set 7 k (None None None None None	2,3 2,3
01 00bb bfff fff 01 01bb bfff fff 01 10bb bfff fff 01 11bb bfff fff LITERAL AND CO	f lbff f lbff f lbff f lbff DNTRC	Bit Clear f Bit Set f Bit Test f,Skip if Clear Bit Test f, Skip if Set DL OPERATIONS Add literal to W	BCF BSF BTFSC BTFSS	f, b f, b f, b k	$1 \rightarrow f(b)$ Test bit (Test bit (b = 3-bit bi f = 7-bit file b) in file (f): b) in file (f): 13 OPCOD k = 8-bit in W	t addre e regist Skip if Skip if 8 E	er addre f clear f set 7 k (None None None None LITERAL)	2,3 2,3
01 00bb bfff fff 01 01bb bfff fff 01 10bb bfff fff 01 11bb bfff fff 11bb bfff fff LITERAL AND CO 11 111X kkkk kkk	f 1bff f 1bff f 1bff f 1bff f 1bff DNTRC	Bit Clear f Bit Set f Bit Test f,Skip if Clear Bit Test f, Skip if Set DL OPERATIONS Add literal to W AND Literal and W	BCF BSF BTFSC BTFSS ADDLW ANDLW	f, b f, b f, b k k	$1 \rightarrow f(b)$ Test bit (Test bit ($k + W \rightarrow k \& W \rightarrow$	b = 3-bit bi f = 7-bit file b) in file (f): b) in file (f): 13 OPCOD k = 8-bit in W W	t addre regist Skip if Skip if 8 E mmedia	f clear f set 7 k (te value	None None None None LITERAL) C,DC,Z Z	2,3 2,3
01 00bb bfff fff 01 01bb bfff fff 01 10bb bfff fff 01 11bb bfff fff LITERAL AND CO 11 111X kkkk kkk	f 1bff f 1bff f 1bff f 1bff f 1bff DNTRC	Bit Clear f Bit Set f Bit Test f,Skip if Clear Bit Test f, Skip if Set DL OPERATIONS Add literal to W AND Literal and W	BCF BSF BTFSC BTFSS	f, b f, b f, b k k k k	$1 \rightarrow f(b)$ Test bit (Test bit ($k + W \rightarrow k \& W \rightarrow PC + 1 - U$	b = 3-bit bi f = 7-bit file b) in file (f): b) in file (f): 13 OPCOD k = 8-bit in W W W → TOS, k →	t addre regist Skip if Skip if B E mmedia	f clear f set 7 k (te value 0:0>,	None None None None LITERAL)	2,3 2,3
01 00bb bfff fff 01 01bb bfff fff 01 10bb bfff fff 01 11bb bfff fff LITERAL AND CO 11 111X kkkk kkk 11 1001 kkkk kkk 10 0kkk kkkk k	f 1bff f 1bff f 1bff f 1bff DNTRC k 3Ekk k 39kk k 2kkk	Bit Clear f Bit Set f Bit Test f,Skip if Clear Bit Test f, Skip if Set DL OPERATIONS Add literal to W AND Literal and W Call subroutine	BCF BSF BTFSC BTFSS ADDLW ANDLW CALL	f, b f, b f, b k k k k	$1 \rightarrow f(b)$ Test bit (Test bit ($k + W \rightarrow k \& W \rightarrow PC + 1 - PCLATH$	b = 3-bit bi f = 7-bit file b) in file (f): b) in file (f): 13 OPCOD k = 8-bit in W W \Rightarrow TOS, k \rightarrow <4:3> \rightarrow P(Skip if Skip if Skip if B PC <10 C <12:1	f clear f set 7 k (te value 0:0>, 1>;	ess None None None LITERAL) C,DC,Z Z None	2,3 2,3
01 00bb bfff fff 01 01bb bfff fff 01 10bb bfff fff 01 11bb bfff fff LITERAL AND CO 11 111X kkkk kkk 11 1001 kkkk kkk 10 0kkk kkkk k	f 1bff f 1bff f 1bff f 1bff DNTRC k 38kk k 39kk k 2kkk 0 0064	Bit Clear f Bit Set f Bit Test f,Skip if Clear Bit Test f, Skip if Set DL OPERATIONS Add literal to W AND Literal and W Call subroutine Clear Watchdog timer	BCF BSF BTFSC BTFSS ADDLW ANDLW CALL CLRWDT	f, b f, b f, b k k k k	$1 \rightarrow f(b)$ Test bit (Test bit ($k + W \rightarrow$ $k \& W \rightarrow$ PC + 1 - PCLATH 0 -> WDT	b = 3-bit bi f = 7-bit file b) in file (f): 13 OPCOD k = 8-bit in W W \Rightarrow TOS, k \rightarrow $<4:3> \rightarrow$ P((and presca	Skip if Skip if Skip if B PC <10 C <12:1 ler,if as	f clear f set 7 k (te value 0:0>, 1>; ssigned)	None None None None LITERAL) C,DC,Z Z None TO, PD	2,3 2,3
01 00bb bfff fff 01 01bb bfff fff 01 10bb bfff fff 01 11bb bfff fff LITERAL AND CO 11 111X kkkk kkk 11 1001 kkkk kkk 10 0kkk kkkk k	f 1bff f 1bff f 1bff f 1bff DNTRC k 38kk k 39kk k 2kkk 0 0064	Bit Clear f Bit Set f Bit Test f,Skip if Clear Bit Test f, Skip if Set DL OPERATIONS Add literal to W AND Literal and W Call subroutine	BCF BSF BTFSC BTFSS ADDLW ANDLW CALL	f, b f, b f, b k k k k	$\begin{array}{c} 1 \rightarrow f(b) \\ Test \ bit \ (\\ Test \ bit \ (\\ \end{array} \\ \hline \\ k + W \rightarrow \\ k & W \rightarrow \\ PC + 1 - \\ PCLATH \\ 0 \rightarrow WDT \\ k \rightarrow PC \end{array}$	b = 3-bit bi f = 7-bit file b) in file (f): b) in file (f): 13 OPCOD k = 8-bit in W W \Rightarrow TOS, k \rightarrow $<$ 4:3> \rightarrow P((and presca <10:0>, PC	Skip if Skip if Skip if B PC <10 C <12:1 ler, if as	f clear f set 7 k (te value 0:0>, 1>; ssigned)	ess None None None LITERAL) C,DC,Z Z None	2,3 2,3
01 00bb bfff fff 01 01bb bfff fff 01 10bb bfff fff 01 11bb bfff fff LITERAL AND C(11 111X kkkk kkk 11 1001 kkkk kkk 10 0kkk kkkk k	f 1bff f 1bff f 1bff f 1bff DNTRC NTRC x 32kk k 32kk k 2kkk 0 0064 k 2kkk	Bit Clear f Bit Set f Bit Test f,Skip if Clear Bit Test f, Skip if Set DL OPERATIONS Add literal to W AND Literal and W Call subroutine Clear Watchdog timer Go To address	BCF BSF BTFSC BTFSS ADDLW ANDLW CALL CLRWDT GOTO	f, b f, b f, b k k k k k k	$1 \rightarrow f(b)$ Test bit (Test bit (k + W \rightarrow k & W \rightarrow PC + 1 \rightarrow PCLATH 0 \rightarrow WDT k \rightarrow PC <1	b = 3-bit bi f = 7-bit file b) in file (f): b) in file (f): 13 OPCOD k = 8-bit in W W \rightarrow TOS, k \rightarrow (and presca <10:0>, PC 2:11>;	Skip if Skip if Skip if B PC <10 C <12:1 ler, if as	f clear f set 7 k (te value 0:0>, 1>; ssigned)	None None None None LITERAL) C,DC,Z Z None TO, PD None	2,3 2,3
01 00bb bfff fff 01 01bb bfff fff 01 10bb bfff fff 01 11bb bfff fff 11bb bfff fff 11 111X kkkk kkk 11 1001 kkkk kkk 10 0kkk kkkk k	f 1bff f 1bff f 1bff f 1bff DNTRC NTRC k 3Ekk k 39kk k 2kkk 0 0064 k 2kkk k 38kk	Bit Clear f Bit Set f Bit Test f,Skip if Clear Bit Test f, Skip if Set DL OPERATIONS Add literal to W AND Literal and W Call subroutine Clear Watchdog timer Go To address Incl. OR Literal and W	BCF BSF BTFSC BTFSS ADDLW ANDLW CALL CLRWDT GOTO IORLW	f, b f, b f, b k k k k k k	$1 \rightarrow f(b)$ Test bit (Test bit (k + W \rightarrow k & W \rightarrow PC + 1 \rightarrow PCLATH 0 \rightarrow WDT k \rightarrow PC <1 k \vee W \rightarrow	b = 3-bit bi f = 7-bit file b) in file (f): b) in file (f): 13 OPCOD k = 8-bit in W W \rightarrow TOS, k \rightarrow (and presca <10:0>, PC 2:11>;	Skip if Skip if Skip if B PC <10 C <12:1 ler, if as	f clear f set 7 k (te value 0:0>, 1>; ssigned)	None None None None LITERAL) C,DC,Z Z None TO, PD None Z	2,3 2,3
01 00bb bfff fff 01 01bb bfff fff 01 10bb bfff fff 01 11bb bfff fff 11bb bfff fff 11 111X kkkk kkk 11 1001 kkkk kkk 10 0kkk kkkk k	f 1bff f 1bff f 1bff f 1bff DNTRC NTRC k 3Ekk k 39kk k 2kkk 0 0064 k 2kkk k 38kk k 38kk k 30kk	Bit Clear f Bit Set f Bit Test f,Skip if Clear Bit Test f, Skip if Set DL OPERATIONS Add literal to W AND Literal and W Call subroutine Clear Watchdog timer Go To address Incl. OR Literal and W Move Literal to W	BCF BSF BTFSC BTFSS ADDLW ANDLW CALL CLRWDT GOTO IORLW MOVLW	f, b f, b f, b k k k k k k k k k k	$1 \rightarrow f(b)$ Test bit (Test bit (k + W \rightarrow k & W \rightarrow PC + 1 \rightarrow PCLATH 0 \rightarrow WDT k \rightarrow PC <1 k \vee W \rightarrow k \rightarrow W	b = 3-bit bi f = 7-bit file b) in file (f): b) in file (f): 13 OPCOD k = 8-bit in W W \rightarrow TOS, k \rightarrow $<$ 4:3> \rightarrow P((and presca <10:0>, PC 2:11>; W	t addre regist Skip if Skip if B Mmedia PC <10 C <12:1 ler,if as LATH <	f clear f set 7 k (te value 0:0>, 1>; ssigned)	None None None None LITERAL) C,DC,Z Z None TO, PD None Z None	2,3 2,3
01 00bb bfff fff 01 01bb bfff fff 01 10bb bfff fff 01 11bb bfff fff 111bb bfff fff 1111X kkkk kkk 11 1001 kkkk kkk 10 0kkk kkkk k	f 1bff f 1bff f 1bff f 1bff DTRC DNTRC X 3Ekk k 38kk k 2kkk 0 0064 k 2kkk k 38kk k 38kk k 30kk 1 0009	Bit Clear f Bit Set f Bit Test f,Skip if Clear Bit Test f, Skip if Set DL OPERATIONS Add literal to W AND Literal and W Call subroutine Clear Watchdog timer Go To address Incl. OR Literal and W Move Literal to W Return from interrupt	BCF BSF BTFSC BTFSS ADDLW ANDLW CALL CLRWDT GOTO IORLW MOVLW RETFIE	f, b f, b f, b k k k k k k k k k - k	$1 \rightarrow f(b)$ Test bit (Test bit ($k + W \rightarrow k & W \rightarrow k & W \rightarrow PC + 1 - PCLATH 0 \rightarrow WDT k \rightarrow PC < 1 k \rightarrow PC < 1 k \vee W \rightarrow k \rightarrow W TOS \rightarrow F$	b = 3-bit bi f = 7-bit file b) in file (f): b) in file (f): 13 OPCOD k = 8-bit in W W > TOS, k \rightarrow <4:3> \rightarrow PC (and presca <10:0>, PCI 2:11>; W PC, '1' \rightarrow G	t addre regist Skip if Skip if B Mmedia PC <10 C <12:1 ler,if as LATH <	f clear f set 7 k (te value 0:0>, 1>; ssigned)	Anne None None None LITERAL) C,DC,Z Z None TO, PD None Z None None None	2,3 2,3
01 00bb bfff fff 01 01bb bfff fff 01 10bb bfff fff 01 11bb bfff fff 11bb bfff fff LITERAL AND CO 11 111X kkkk kkk 11 1001 kkkk kkk 10 0kkk kkkk k	f 1bff f 1bff f 1bff f 1bff DTRC DNTRC X 3Ekk k 38kk k 2kkk 0 0064 k 2kkk k 38kk k 38kk k 30kk 1 0009 k 34kk	Bit Clear f Bit Set f Bit Test f,Skip if Clear Bit Test f, Skip if Set DL OPERATIONS Add literal to W AND Literal and W Call subroutine Clear Watchdog timer Go To address Incl. OR Literal and W Move Literal to W Return from interrupt Return, place literal in W	BCF BSF BTFSC BTFSS ADDLW ANDLW CALL CLRWDT GOTO IORLW MOVLW RETFIE (RETLW	f, b f, b f, b k k k k k k k k k k	$1 \rightarrow f(b)$ Test bit (Test bit (k + W \rightarrow k & W \rightarrow PC + 1 $-$ PCLATH 0 \rightarrow WDT k \rightarrow PC <1 k \vee W \rightarrow k \rightarrow W TOS \rightarrow F k \rightarrow W, T	b = 3-bit bi f = 7-bit file b) in file (f): b) in file (f): 13 OPCOD k = 8-bit in W W > TOS, k \rightarrow <4:3> \rightarrow PC (and presca <10:0>, PCI 2:11>; W PC, '1' \rightarrow G FOS \rightarrow PC	t addre regist Skip if Skip if B Mmedia PC <10 C <12:1 ler,if as LATH <	f clear f set 7 k (te value 0:0>, 1>; ssigned)	None None None None LITERAL) C,DC,Z Z None TO, PD None Z None None None None	2,3 2,3
01 00bb bfff fff 01 01bb bfff fff 01 10bb bfff fff 01 11bb bfff fff 111bb bfff fff LITERAL AND CO 11 111X kkkk kkk 11 1001 kkkk kkk 10 0kkk kkkk k	f 1bff f 1bff f 1bff f 1bff DNTRC NTRC X 3Ekk k 38kk k 2kkk 0 0064 k 2kkk k 38kk k 38kk k 30kk 1 0009 k 34kk 0 0008	Bit Clear f Bit Set f Bit Test f,Skip if Clear Bit Test f, Skip if Set DL OPERATIONS Add literal to W AND Literal and W Call subroutine Clear Watchdog timer Go To address Incl. OR Literal and W Move Literal to W Return from interrupt Return, place literal in W Return from subroutine	BCF BSF BTFSC BTFSS ADDLW ANDLW CALL CLRWDT GOTO IORLW MOVLW RETFIE RETLW RETLW RETURN	f, b f, b f, b k k k k k k k k k k k	$1 \rightarrow f(b)$ Test bit (Test bit (K + W \rightarrow k & W \rightarrow PC + 1 $-$ PCLATH 0 \rightarrow WDT k \rightarrow PC <1 k \vee W \rightarrow K \rightarrow W TOS \rightarrow F k \rightarrow W, T TOS \rightarrow F	b = 3-bit bi f = 7-bit file b) in file (f): b) in file (f): 13 OPCOD k = 8-bit in W W \Rightarrow TOS, k \rightarrow $<4:3> \rightarrow$ PC (and presca <10:0>, PC 2:11>; W PC, '1' \rightarrow GI TOS \rightarrow PC PC	Skip if Skip if Skip if B E D Mmedia PC <10 C <12:1 ler,if as LATH <	f clear f set 7 k (te value 0:0>, 1>; ssigned)	None None None None None LITERAL) C,DC,Z Z None TO, PD None Z None None None None None None	2,3 2,3
01 00bb bfff fff 01 01bb bfff fff 01 10bb bfff fff 01 11bb bfff fff 111bb bfff fff LITERAL AND CO 11 111X kkkk kkk 11 1001 kkkk kkk 10 0kkk kkkk k	f 1bff f 1bff f 1bff f 1bff DNTRC NTRC 0 0064 k 2kkk k 38kk k 38kk k 30kk 1 0009 k 34kk 0 0008 1 0063	Bit Clear f Bit Set f Bit Test f,Skip if Clear Bit Test f, Skip if Set DL OPERATIONS Add literal to W AND Literal and W Call subroutine Clear Watchdog timer Go To address Incl. OR Literal and W Move Literal to W Return from interrupt Return, place literal in W Return from subroutine Go into standby mode	BCF BSF BTFSC BTFSS ADDLW ANDLW CALL CLRWDT GOTO IORLW MOVLW RETFIE / RETLW RETURN SLEEP	f, b f, b f, b k k k k k k - k k - k - - -	$1 \rightarrow f(b)$ Test bit (Test bit (Test bit ($k + W \rightarrow k & W \rightarrow k & W \rightarrow PC + 1 - PCLATH 0 \rightarrow WDT k \rightarrow PC < 1 \\ k \rightarrow WDT k \rightarrow W \rightarrow$	b = 3-bit bi f = 7-bit file b) in file (f): b) in file (f): 13 OPCOD k = 8-bit in W W \rightarrow TOS, k \rightarrow $<4:3> \rightarrow$ P((and presca <10:0>, PCI 2:11>; W PC, '1' \rightarrow GI TOS \rightarrow PC PC T, stop osci	Skip if Skip if Skip if B E D Mmedia PC <10 C <12:1 ler,if as LATH <	f clear f set 7 k (te value 0:0>, 1>; ssigned)	Anne None None None None LITERAL) C,DC,Z Z None TO, PD None None None None None None None TO, PD	2,3 2,3
01 00bb bfff fff 01 01bb bfff fff 01 10bb bfff fff 01 11bb bfff fff 11 11bb bfff fff LITERAL AND CO 11 111X kkkk kkk 11 1001 kkkk kkk 10 0kkk kkkk k	f 1bff f 1bff f 1bff f 1bff DNTRC NTRC X 38kk k 39kk k 2kkk 0 0064 k 2kkk 38kk k 30kk 1 0009 k 34kk 0 0008 1 0063 k 3Ckk	Bit Clear f Bit Set f Bit Test f,Skip if Clear Bit Test f, Skip if Set DL OPERATIONS Add literal to W AND Literal and W Call subroutine Clear Watchdog timer Go To address Incl. OR Literal and W Move Literal to W Return from interrupt Return, place literal in W Return from subroutine Go into standby mode Subtract W from literal	BCF BSF BTFSC BTFSS ADDLW ANDLW CALL CLRWDT GOTO IORLW MOVLW RETFIE MOVLW RETFIE RETLW RETURN SLEEP SUBLW	f, b f, b f, b k k k k k k k k - k k - k	$1 \rightarrow f(b)$ Test bit (Test bit (Test bit ($k + W \rightarrow k & W \rightarrow k & W \rightarrow PC + 1 - PCLATH \\ 0 \rightarrow WDT \\ k \rightarrow PC & AW \\ TOS \rightarrow FC & AW \\ TOS \rightarrow FK \\ k \rightarrow W, TOS \rightarrow FK \\ 0 \rightarrow WD \\ k - W \\ K$	b = 3-bit bi f = 7-bit file b) in file (f): b) in file (f): 13 OPCOD k = 8-bit in W W \rightarrow TOS, k \rightarrow <4:3> \rightarrow P((and presca <10:0>, PCI 2:11>; W PC, '1' \rightarrow Gi TOS \rightarrow PC C T, stop osci W	Skip if Skip if Skip if B E D Mmedia PC <10 C <12:1 ler,if as LATH <	f clear f set 7 k (te value 0:0>, 1>; ssigned)	Anne None None None None LITERAL) C,DC,Z Z None TO, PD None Z None None None None None TO, PD C,DC,Z	2,3 2,3
01 00bb bfff fff 01 01bb bfff fff 01 10bb bfff fff 01 10bb bfff fff 01 11bb bfff fff 111bb bfff fff 11 111X kkkk kkk 11 1001 kkkk kkk 10 0kkk kkk kkk 10 0kkk kkk kkk 11 1000 kkkk kkk 11 1000 kkkk kkk 11 1000 kkkk kkk 11 00XX kkkk kkk 10 0000 0000 100 11 01XX kkkk kkk	f 1bff f 1bff f 1bff f 1bff DNTRC NTRC X 38kk k 39kk k 2kkk 0 0064 k 2kkk 38kk k 30kk 1 0009 k 34kk 0 0008 1 0063 k 3Ckk	Bit Clear f Bit Set f Bit Test f,Skip if Clear Bit Test f, Skip if Set DL OPERATIONS Add literal to W AND Literal and W Call subroutine Clear Watchdog timer Go To address Incl. OR Literal and W Move Literal to W Return from interrupt Return, place literal in W Return from subroutine Go into standby mode Subtract W from literal Excl. OR Literal and W	BCF BSF BTFSC BTFSS ADDLW ANDLW CALL CLRWDT GOTO IORLW MOVLW RETFIE V RETLW RETURN SLEEP SUBLW XORLW	f, b f, b f, b k k k k k k k - k k k	$1 \rightarrow f(b)$ Test bit (Test bit ($k + W \rightarrow k & W \rightarrow k & W \rightarrow PC + 1 - PCLATH 0 \rightarrow WDT k \rightarrow PC < 1 k \rightarrow W TOS \rightarrow F k \rightarrow W, TOS \rightarrow F k \rightarrow W, TOS \rightarrow F 0 \rightarrow WD k - W \rightarrow k \oplus W - W$	b = 3-bit bi f = 7-bit file b) in file (f): b) in file (f): 13 OPCOD k = 8-bit in W W \rightarrow TOS, k \rightarrow $<4:3> \rightarrow$ P((and presca <10:0>, PCI 2:11>; W PC, '1' \rightarrow GI TOS \rightarrow PC PC T, stop osci W \rightarrow W	Skip if Skip if Skip if B E Mmedia PC <10 C <12:1 ler,if as ATH <	f clear f set 7 k (te value 0:0>, 1>; ssigned)	sss None None None None LITERAL) C,DC,Z Z None TO, PD None None None None None None TO, PD C,DC,Z Z	2,3 2,3
01 00bb bfff fff 01 01bb bfff fff 01 10bb bfff fff 01 10bb bfff fff 01 11bb bfff fff 11 11bb bfff fff 11 111X kkkk kkk 11 1001 kkkk kkk 10 0kkk kkkk k	f 1bff f 1bff f 1bff f 1bff DNTRC NTRC X 3Ekk k 39kk k 2kkk 0 0064 k 2kkk 38kk k 30kk 1 0009 k 34kk 0 0008 1 0063 k 3Ckk k 3Akk	Bit Clear f Bit Set f Bit Test f,Skip if Clear Bit Test f, Skip if Set DL OPERATIONS Add literal to W AND Literal and W Call subroutine Clear Watchdog timer Go To address Incl. OR Literal and W Move Literal to W Return from interrupt Return, place literal in W Return from subroutine Go into standby mode Subtract W from literal Excl. OR Literal and W	BCF BSF BTFSC BTFSS ADDLW ANDLW CALL CLRWDT GOTO IORLW MOVLW RETFIE MOVLW RETFIE RETLW RETURN SLEEP SUBLW	f, b f, b f, b k k k k k - k k k - k k k - k k k	$1 \rightarrow f(b)$ Test bit (Test bit ($k + W \rightarrow k & W \rightarrow PC + 1 - PCLATH$ $0 \rightarrow WDT$ $k \rightarrow PC$ $\rightarrow PC < 1$ $k \rightarrow W \rightarrow VT$ $K \rightarrow W$ TOS $\rightarrow F$ $k \rightarrow W, T$ TOS $\rightarrow F$ $0 \rightarrow WD$ $k - W \rightarrow W$ $W \rightarrow W$ $W \rightarrow OP$	b = 3-bit bi f = 7-bit file b) in file (f): b) in file (f): 13 OPCOD k = 8-bit in W W \rightarrow TOS, k \rightarrow <4:3> \rightarrow P((and presca <10:0>, PCI 2:11>; W PC, '1' \rightarrow Gi TOS \rightarrow PC C T, stop osci W	Skip if Skip if Skip if B E Mmedia PC <1(C <12:1 ler,if as LATH < E Ilator	f clear f set 7 k (te value 0:0>, 1>; ssigned)	Anne None None None None LITERAL) C,DC,Z Z None TO, PD None Z None None None None None TO, PD C,DC,Z	2,3 2,3

X = 0 or 1. The assembler will generate code with x = 0. It is the recommended form of use for compatibility with all software tools. Notes: See previous page

4.2 INSTRUCTION DESCRIPTION

ADDLW Add Literal to W

Syntax:	ADDLW	<u>/ k</u>	.	
Encoding:	11	111X	kkkk	kkkk
Words:	1			
Cycles:	1			
Operation:	(W + k)	$\rightarrow W$		
Status bits:	C, DC, 2	Z		
Description:	to the e		eral "k" a	ister are addend the result

ADDWF ADD W to f

Syntax:	ADDWF	f,d			
Encoding:	00	0111	dfff	ffff	
Words:	1				
Cycles:	1				
Operation:	(W + f) ·	\rightarrow d			
Status bits:	C, DC, 2	Z			
Description:	register	e content: "f". If "d" / register.	is 0 the r	result is s	tored

stored back in register "f".

ANDLW AND Literal and W

		itter ai					
Syntax:	ANDLW	<u>/ k</u>					
Encoding:	11	1001	kkkk	kkkk			
Words:	1						
Cycles:	1						
Operation:	(W .ANI	D. k) \rightarrow V	v				
Status bits:	Z						
Description:	The contents of W register are AND'ed with the eight bit literal "k". The result is placed in the W register.						
ANDWF	AND W	/ with f					
Syntax:		⁼ f,d					
Encoding:	00	0101	dfff	ffff			
Words:	1		• · · · · · · · · · · · · · · · · · · ·	•			

Encoung.		UIUI	ulli	T T T T
Words:	1			
Cycles:	1			
Operation:	(W .ANI	D. f) \rightarrow d		
Status bits:	Z			
Description:	is 0 the	result is s	ter with reg stored in t	he W re

'f". If "d" egister. If "d" is 1 the result is stored back in register "f".

Syntax: BCF f,b Encoding: 01 00bb bfff ffff Words: 1 Cycles: 1 Operation: $0 \rightarrow f(b)$ Status bits: None Description: Bit "b" in register "f" is reset to 0. **BSF** Bit Set f Syntax: BSF f,b Encoding: 01 01bb bfff ffff Words: 1 Cycles: 1 Operation: $1 \rightarrow f(b)$ Status bits: None Description: Bit "b" in register "f" is set to 1. **BTFSC** Bit Test, skip if Clear

Bit Clear f

BCF

Syntax:	BTFSC	f,b				
Encoding:	01	10bb	bfff	ffff		
Words:	1		•			
Cycles:	1(2)					
Operation:	skip if f(b) = 0				
Status bits:	None					
Description:		in registe on is skip	er "f" is "0' ped.	' then the	next	
	If bit "b" in register "f" is "0", the next instruction, fetched during the current in- struction execution, is discarded and a NOP is executed instead making this a 2					

cycle instruction.

BTFSS	Bit Te	st, skip	if Set		
Syntax:	BTFSS	f,b			
Encoding:	01	11bb	bfff	ffff	
Words:	1				
Cycles:	1 (2)				
Operation:	skip if f	(b) = 1			
Status bits:	None				
Description:		in registe		" then the	next
	instruct structio NOP is	ion, fetch n executi	ed during on, is dis I instead r	s "0", the i the curren scarded ar making this	ntin- nda

PIC16C84

CALL	Subroutine Call	COMF	Complement f
Syntax:	CALL k	Syntax:	COMF f,d
Encoding:	10 Okkk kkkk kkkk	Encoding:	00 1001 dfff ffff
Words:	1	Words:	1
Cycles:	2	Cycles:	1
Operation:	PC + 1 \rightarrow TOS, k \rightarrow PC<10:0>,	Operation:	$\bar{f} \rightarrow d$
	$PCLATH<4:3> \rightarrow PC<12:11>;$	Status bits:	Z
Status bits:	None	Description:	The contents of register "f" are comple-
Description:	Subroutine call. First, return address (PC + 1) is pushed into the stack. The eleven		mented. If "d" is 0 the result is stored in W. If "d" is 1 the result is stored back in
	bit value is loaded into PC bits <10:0>.		register "f".
	The upper bits of the PC are loaded from	DECF	Decrement f
	PCLATH (f03). CALL is a two cycle in- struction.	Syntax:	DECF f,d radiation in the second second
CLRF	Clear f	Encoding:	00 0011 dfff ffff
		Words:	1
Syntax:		Cycles:	1
Encoding: Words:	00 0001 1fff ffff	Operation:	(f-1) → d
Cycles:		Status bits:	Ζ
Operation:	1 for the second	Description:	Decrement register "f". If "d" is 0 the result
Status bits:	Z	Decemption	is stored in the W register. If "d" is 1 the
Description:	The contents of register "f" are set to 0.		result is stored back in register "f".
Description.	The contents of register i are set to 0.		Decrement folding if 0
		DECFSZ	Decrement f, skip if 0
CLRW	Clear W Register	DECFSZ Syntax:	DECFSZ f,d
CLRW Syntax:	CLRW		
CLRW Syntax: Encoding:		Syntax:	DECFSZ f,d
CLRW Syntax: Encoding: Words:	CLRW 00 0001 0xxx xxxx 1	Syntax: Encoding:	DECFSZ f,d 00 1011 dfff ffff
CLRW Syntax: Encoding: Words: Cycles:	CLRW 00 0001 0xxx xxxx 1 1	Syntax: Encoding: Words:	DECFSZ f,d 00 1011 dfff ffff 1 1 1 1
CLRW Syntax: Encoding: Words: Cycles: Operation:	CLRW 00 0001 0xxx xxxx 1 1 00h→W	Syntax: Encoding: Words: Cycles:	DECFSZ f,d 00 1011 dfff ffff 1 1 1 1
CLRW Syntax: Encoding: Words: Cycles: Operation: Status bits:	CLRW 00 0001 0xxx xxxx 1 1 00h \rightarrow W Z	Syntax: Encoding: Words: Cycles: Operation:	DECFSZ f,d 00 1011 dfff 1 1 1 (2) (f - 1) → d; skip if result = 0 None The contents of register "f" are decre-
CLRW Syntax: Encoding: Words: Cycles: Operation:	CLRW 00 0001 0XXX XXXX 1 1 00h \rightarrow W Z W registered is cleared. Zero bit (Z) is set.	Syntax: Encoding: Words: Cycles: Operation: Status bits:	DECFSZf,d001011dfff111 (2)(f - 1) \rightarrow d; skip if result = 0NoneThe contents of register "f" are decremented. If "d" is 0 the result is placed in
CLRW Syntax: Encoding: Words: Cycles: Operation: Status bits:	CLRW 00 0001 0xxx xxxx 1 1 00h \rightarrow W Z	Syntax: Encoding: Words: Cycles: Operation: Status bits:	DECFSZ f,d 00 1011 dfff 1 1 1 (2) (f - 1) → d; skip if result = 0 None The contents of register "f" are decre-
CLRW Syntax: Encoding: Words: Cycles: Operation: Status bits: Description:	CLRW 00 0001 0XXX XXXX 1 1 00h \rightarrow W Z W registered is cleared. Zero bit (Z) is set.	Syntax: Encoding: Words: Cycles: Operation: Status bits:	DECFSZf,d001011dfff111 (2)(f - 1) \rightarrow d; skip if result = 0NoneThe contents of register "f" are decremented. If "d" is 0 the result is placed in the W register. If "d" is 1 the result is placed back in register "f".If the result is 0, the next instruction,
CLRW Syntax: Encoding: Words: Cycles: Operation: Status bits: Description: CLRWDT	CLRW000001 $0xxx$ $xxxx$ 11100h \rightarrow WZW registered is cleared. Zero bit (Z) is set.Clear Watchdog Timer	Syntax: Encoding: Words: Cycles: Operation: Status bits:	DECFSZf,d001011dfff11 (2)(f - 1) \rightarrow d; skip if result = 0NoneThe contents of register "f" are decremented. If "d" is 0 the result is placed in the W register. If "d" is 1 the result is placed back in register "f".If the result is 0, the next instruction, which is already fetched, is discarded. A
CLRW Syntax: Encoding: Words: Cycles: Operation: Status bits: Description: CLRWDT Syntax:	CLRW 00 0001 0XXX XXXX 1 1 00h \rightarrow W Z W registered is cleared. Zero bit (Z) is set. Clear Watchdog Timer CLRWDT	Syntax: Encoding: Words: Cycles: Operation: Status bits:	DECFSZf,d001011dfff111 (2)(f - 1) \rightarrow d; skip if result = 0NoneThe contents of register "f" are decremented. If "d" is 0 the result is placed in the W register. If "d" is 1 the result is placed back in register "f".If the result is 0, the next instruction,
CLRW Syntax: Encoding: Words: Cycles: Operation: Status bits: Description: CLRWDT Syntax: Encoding:	CLRW000001 $0xxx$ $xxxx$ 11100h \rightarrow WZVregistered is cleared. Zero bit (Z) is set.Clear Watchdog TimerCLRWDT00000001100100	Syntax: Encoding: Words: Cycles: Operation: Status bits:	DECFSZf,d001011dfff11 (2) $(f - 1) \rightarrow d$; skip if result = 0NoneThe contents of register "f" are decremented. If "d" is 0 the result is placed in the W register. If "d" is 1 the result is placed back in register "f".If the result is 0, the next instruction, which is already fetched, is discarded. ANOP is executed instead making it a two cycle instruction.
CLRW Syntax: Encoding: Words: Cycles: Operation: Status bits: Description: CLRWDT Syntax: Encoding: Words:	CLRW0000010xxxxxxx11100h \rightarrow WZZW registered is cleared. Zero bit (Z) is set.Clear Watchdog TimerCLRWDT0000000110010011	Syntax: Encoding: Words: Cycles: Operation: Status bits: Description:	DECFSZf,d001011dfffffff11 (2)(f - 1) \rightarrow d; skip if result = 0NoneThe contents of register "f" are decremented. If "d" is 0 the result is placed in the W register. If "d" is 1 the result is placed back in register "f".If the result is 0, the next instruction, which is already fetched, is discarded. A NOP is executed instead making it a two cycle instruction.Unconditional Branch
CLRW Syntax: Encoding: Words: Cycles: Operation: Status bits: Description: CLRWDT Syntax: Encoding: Words: Cycles:	CLRW0000010xxxxxxx1100h \rightarrow WZW registered is cleared. Zero bit (Z) is set.Clear Watchdog TimerCLRWDT0000000110010011	Syntax: Encoding: Words: Cycles: Operation: Status bits: Description: <u>GOTO</u> Syntax:	DECFSZf,d001011dfffffff111 (2)(f - 1) \rightarrow d; skip if result = 0NoneThe contents of register "f" are decremented. If "d" is 0 the result is placed in the W register. If "d" is 1 the result is placed back in register "f".If the result is 0, the next instruction, which is already fetched, is discarded. A NOP is executed instead making it a two cycle instruction.Unconditional BranchGOTOk
CLRW Syntax: Encoding: Words: Cycles: Operation: Status bits: Description: CLRWDT Syntax: Encoding: Words: Cycles: Operation:	CLRW0000010XXXXXXX11100h \rightarrow WZW registered is cleared. Zero bit (Z) is set.Clear Watchdog TimerCLRWDT000000011001001100h \rightarrow WDT, 0 \rightarrow WDT prescaler,1 \rightarrow TO, 1 \rightarrow PDCLRWDT instruction resets the watch-	Syntax: Encoding: Words: Cycles: Operation: Status bits: Description:	DECFSZf,d001011dfffffff11 (2)(f - 1) \rightarrow d; skip if result = 0NoneThe contents of register "f" are decremented. If "d" is 0 the result is placed in the W register. If "d" is 1 the result is placed back in register "f".If the result is 0, the next instruction, which is already fetched, is discarded. A NOP is executed instead making it a two cycle instruction.Unconditional Branch
CLRW Syntax: Encoding: Words: Cycles: Operation: Status bits: Description: CLRWDT Syntax: Encoding: Words: Cycles: Operation: Status bits:	CLRW0000010XXXXXXX11100h \rightarrow WZW registered is cleared. Zero bit (Z) is set.Clear Watchdog TimerCLRWDT000000011001001100h \rightarrow WDT, 0 \rightarrow WDT prescaler,1 \rightarrow TO, 1 \rightarrow PD	Syntax: Encoding: Words: Cycles: Operation: Status bits: Description: GOTO Syntax: Encoding: Words:	$\begin{array}{c c c c c c c c c c c c c c c c c c c $
CLRW Syntax: Encoding: Words: Cycles: Operation: Status bits: Description: CLRWDT Syntax: Encoding: Words: Cycles: Operation: Status bits:	CLRW0000010XXXXXXX11100h \rightarrow WZW registered is cleared. Zero bit (Z) is set.Clear Watchdog TimerCLRWDT000000011001001100h \rightarrow WDT, 0 \rightarrow WDT prescaler,1 \rightarrow TO, 1 \rightarrow PDCLRWDT instruction resets the watch- dog timer.It also resets the prescaler of	Syntax: Encoding: Words: Cycles: Operation: Status bits: Description: GOTO Syntax: Encoding:	$\begin{array}{c c c c c c c c c c c c c c c c c c c $

GOTO is an unconditional branch. The Description: eleven bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH <4:3>. GOTO is a two cycle instruction.

	Increment f				
Syntax:	INCF	f,d			
Encoding:	00	1010	dfff	ffff	
Words:	1				
Cycles:	1				
Operation:	(f + 1) –	→ d			
Status bits:	Z				
Description:	mented. the W r	. If "d" is	0 the res If "d" is	"f" are incre- ult is placed in 1 the result is	

INCFSZ Increment f, skip if 0

Syntax:	INCFSZ	f,d			_	
Encoding:	00	1111	dfff	ffff		
Words:	1				•	
Cycles:	1 (2)					
Operation:	$(f + 1) \rightarrow d$, skip if result = 0					
Status bits:	None					
Description:	The contents of register "f" are incre- mented. If "d" is 0 the result is placed in the W register. If "d" is 1 the result is placed back in register "f".					
		esult is C	,			

n, which is already fetched, is discarded. A NOP is executed instead making it a two cycle instruction.

IORLW	Inclusive OR Literal with W						
Syntax:	IORLW	k					
Encoding:	11	1000	kkkk	kkkk			
Words:	1		-1				

Cycles: 1 Operation: $(W .OR. k) \rightarrow W$ Status bits: Ζ The contents of the W register are OR'ed Description: with the eight bit literal "k". The result is

placed in the W register.

IORWF Syntax: f,d Encoding: 00 0100 dfff ffff Words: 1 Cycles: 1 Operation: $(W .OR. f) \rightarrow d$ Status bits: Ζ Description: Inclusive OR the W register with register "f". If "d" is 0 the result is stored in the W register. If "d" is 1 the result is stored back in register "f". MOVLW Move Literal to W MOVLW Syntax: k Encoding: 11 00XX kkkk kkkk Words: 1 Cycles: 1 Operation: $k \rightarrow W$ Status bits: None Description: The eight bit literal "k" is loaded into W register. MOVF Move f MOVF f,d Syntax: Encoding: 00 1000 dfff ffff Words: 1 Cycles: 1 Operation: $f \rightarrow d$ Ζ Status bits: Description: The contents of register f is moved to destination d. If d=0, destination is W register. If d = 1, the destination is file register f itself. It is useful, however, to test a file register since status flag Z is affected. MOVWF Move W to f Syntax: MOVWF f F

Inclusive OR W with f

IORWF

•					
Encoding:	00	0000	1fff	ffff	i e
Words:	1				-
Cycles:	1				
Operation:	$W\tof$				
Status bits:	None				
Description:	Move da	ata from V	V reaister	r to reais	ter "f".

PIC16C84

NOP	No Ope	eration	·			
Syntax:	NOP		8 - A - A	-		
Encoding:	00	0000	0XX0	0000		
Words:	1	L				
Cycles:	1			,		
Operation:	No oper	ation				
Status bits:	None					
Description:	No oper	ation				
OPTION	Load C	Load Option Register				
Syntax:	OPTION	1			_	
Encoding:	00	0000	0110	0010		
Words:	1	· · · · ·				

Status bits: None


Description: The contents of the W register is loaded in the OPTION register. Refer to Fig. 6.5.1 for OPTION register settings.

This instruction is supported for code compatibility with PIC16C5X products. Since OPTION is a readable/writable register, the user can directly address it.

Note: To maintain upward compatibility with future PIC16CXX products, do not use this instruction.

RETFIE Return from Interrupt

Syntax:	RETFIE					
Encoding:	00	0000	0000	1001		
Words:	1					
Cycles:	2					
Operation:	$TOS \rightarrow$	PC, 1 -	→ GIE;			
Status bits:	GLINTD					
·	Return from Interrupt. Stack is popped and Top of the Stack (TOS) is loaded in PC. Interrupts are enabled by setting the GIE bit. GIE is the global interrupt enable bit (bit 7, register INTCON). This is a two cycle instruction.					
RETLW	Return	Literal	to W			
Syntax:	RETLW	k				
Encoding:	11	01XX	kkkk	kkkk		



from the top of the stack (the return address). This is a two cycle instruction.

RETURN Return from Subroutine

RLF	Rotate	Left ft	hrouah	Carry			
Description:	popped loaded in	and the to	op of the s ogram co	The stac stack (TO punter. Th	S) is		
Operation:	TOS \rightarrow	PC;					
Cycles:	2						
Words:	1			·			
Encoding:	00	0000	0000	1000			
Syntax:	RETUR	RETURN					

Syntax:	RLF	f,d				
Encoding:	00	1101	dfff	ffff		
Words:	1				3	
Cycles:	1					
Operation:	$f < n > \rightarrow 0$	d <n+1>,</n+1>	$f < 7 > \rightarrow C$	$c, C \rightarrow c$	l<0>;	
Status bits:	С					
Description:	one bit te If "d" is	ntents of o the left 0 the res If "d" is 1	through the sult is place	he Carry aced in th	Flag. he W	

in register "f".

<u>RRF</u>	Rotate	Right f	throug	h Carry	
Syntax:	RRF	f,d			
Encoding:	00	1100	dfff	ffff	
Words:	1				•
Cycles:	1				
Operation:	$f{<}n{>}\rightarrow$	d <n-1>,</n-1>	$f < 0 > \rightarrow 0$	C, $C \rightarrow c$	l<7>;
Status bits:	С				
Description:	one bit to If "d" is	ntents of the right 0 the res If "d" is 1 t er "f".	through t sult is pla	he Carry aced in th	Flag. he W

SLEEP

Syntax:	SLEEP			
Encoding:	00	0000	0110	0011
Words:	1			
Cycles:	1			
Operation:		, 1 → TC VDT, 0 –		escaler;
Status bits:	TO, PD			
Description:	Time-ou	ver down s it status b nd its pre	it (TO) is	set. Watc

The processor is put into SLEEP mode with the oscillator stopped. See section on SLEEP mode for more details.

SUBLW	Subtract	W from	Literal

JUDLW	Jub			21				
Syntax:	SUB	LW k			_			
Encoding:	11	11 110X kkkk kkkk						
Words:	1				•			
Cycles:	1							
Operation:	(k - V	$V) \rightarrow W$						
Status bits	: C, D(C, DC, Z						
Description: The W register is subtracted (2's compl ment method) from the eight bit literal "A The result is placed in the W register.								
Example ;SUBLW E>	kample #	#1						
	x02 ;	;wreg=1 ;wreg= 2-wreg = 2-1=1 ;Carry=1: result is positive						
; ;SUBLW E>	kample #	#2						
	x01 ;	;wreg=2 ;wreg=1-wreg=1-2=FFh ;Carry=0:Result is negative						

SUBWF Subtract W from f

000111		Oubtru	01 11 110	//// /			
Syntax:		SUBWF	f,d				
Encodin	g:	00	0010	dfff	ffff		
Words:		1					
Cycles:		1					
Operatio	n:	(f-W) →	→ d				
Status b	its:	C, DC, 2	2				
Description: Subtract (2's complement method) the W register from register "f". If "d" is 0 the result is stored in the W register. If "d" is 1 the result is stored back in register "f".						the d" is	
Example ;SUBWF		ple #1					
; clrf 0x20 movlw 1 subwf 0x20		;wre;f(2	;f(20h)=0 ;wreg=1 ;f(20h)=f(20h)-wreg=0-1=FFh ;Carry=0:Result is negative				
; ;SUBWF movlw movwf clrw subwf	Exam 0xFF 0x20 0x20) ;f(20h)=FFh ;wreg=0					
i							

SWAPF	Swap f
Syntax:	SWAPF f,d
Encoding:	00 1110 dfff ffff
Words:	1
Cycles:	1
Operation:	f<0:3> \rightarrow d<4:7>, f<4:7> \rightarrow d<0:3>;
Status bits:	None
Description:	The upper and lower nibbles of register "f" are exchanged. If "d" is 0 the result is placed in W register. If "d" is 1 the result is placed in register "f".
TRIS	Load TRIS Register
(Use of this (PIC16CXX)	instruction is not recommended for new designs).
Syntax:	TRIS f
Encoding:	00 0000 0110 Offf
Words:	1
Cycles:	1
Operation:	$W \rightarrow TRIS$ register f;
Status bits:	None
Description:	The I/O Control Register (or data direc- tion register of the I/O port) is loaded with the contents of the W register.
	The TBIS instruction configures an I/O

The TRIS instruction configures an I/O port to either output or input (high-impedance). The valid values for "f" are 5 & 6 for PIC16C84.

This instruction is supported for code compatibility with the PIC16C5X products. Since TRIS registers are readable and writable, the user can directly address them.

Note: To maintain upward compatibility with future PIC16CXX products, **do not use this instruction**.

A '1' in the TRIS register configures the corresponding port pin as an input. A '0' in the TRIS register configures the corresponding port pin as an output.

An example to show I/O Port B (F6) configured such that the 4 pins corresponding to the LSBs of Port B are inputs (hi-impedance) and the other 4 pins are outputs, is shown below.

Example: MOVLW 0x0F TRIS 6

PIC16C84

XORLW	Exclus	ive OR	literal w	ith W	
Syntax:	XORLW	/ k			_
Encoding:	11	1010	kkkk	kkkk	
Words:	1				
Cycles:	1				
Operation:	(W .XOI	$R. k \to W$	/		
Status bits:	Z				
Description:	with the	tents of the eight bit n the W re	literal "k".		
	placedi		cylotor.		
XORWF	•	ive OR	•	1	
XORWF Syntax:	•	ive OR	•		
_	Exclus	ive OR	•	ffff]
Syntax:	Exclus XORWF	i ve OR \ - f,d	W with f	Γ]
Syntax: Encoding:	Exclus XORWF	i ve OR \ - f,d	W with f	Γ]
Syntax: Encoding: Words:	Exclus XORWF 00 1 1	i ve OR \ - f,d	W with f	Γ]
Syntax: Encoding: Words: Cycles:	Exclus XORWF 00 1 1	ive OR 1 f,d 0110	W with f	Γ]

is stored in the W register. If "d" is 1 the result is stored back in register "f".

5.0 SPECIAL FEATURES OF THE CPU

What sets apart a microcontroller from other processors are special circuits to deal with the needs of real time applications. The PIC16C84 has a host of such features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection.

The on-chip watchdog timer can only be shut off through an EEPROM fuse. It runs off its own RC oscillator for added reliability. There are two timers that offer necessary delays on power-up. One is the oscillator start-up timer (OST), intended to keep the chip in reset until the crystal oscillator is stable. The other is the power-up timer (PWRT), which provides a fixed delay of 72 ms (nominal) on power up only, designed to keep the part in reset while the power supply stabilizes. With these two timers on chip, most applications need no external reset circuitry.

The SLEEP mode is designed to offer a very low current power-down mode. The user can wake up from SLEEP through external reset, watchdog timer time-out or interrupt. Several oscillator options are also made available to allow the part to fit the application. The RC oscillator option saves system cost while the LP crystal option saves power. A set of EEPROM configuration bits (fuses) are used to select various options (section 5.6).

5.1 **RESET**

The PIC16C84 differentiates between various kinds of reset:

- a) Power on reset (POR)
- b) MCLR Reset during normal operation
- c) MCLR reset during SLEEP
- d) WDT time-out reset during normal operation
- e) WDT time-out reset during SLEEP

Some registers are not reset; they are unknown on POR and unchanged in any other reset. Most other registers are reset to "reset state" on power-on reset (POR), on <u>MCLR</u> or WDT reset during normal operation and on <u>MCLR</u> reset during SLEEP. They are not affected by a WDT reset during SLEEP, since this reset is viewed as the resumption of normal operation. There are a few exceptions to this. The PC is always reset to all 0's (0000h). Finally, TO and PD bits are set or cleared differently in different reset situations as indicated in section 3.9.1. These bits are used in software to determine the nature of reset. See Table 5.1.1 for a full description of reset states of all registers.

5.2 <u>Power-on-reset (POR), Power-up-timer</u> (PWRT) and Oscillator Start-up timer (OST)

<u>Power-on-reset (POR):</u> A power-on-reset pulse is generated on-chip when VDD rise is detected (in the range of 1.2V to 1.8V). To take advantage of the POR, just tie MCLR pin directly (or through a resistor) to VDD. This will eliminate external RC components usually needed to create power-on-reset.




FIGURE 5.0.1 - SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT

Register	Address	Power-on reset (POR)	WDT time-out reset during normal operation	WDT time-out reset during SLEEP	MCLR reset during normal operation	MCLR reset during SLEEP	Wake-up through interrupt
W	-	XXXX XXXX	սսսս սսսս	սսսս սսսս	սսսս սսսս	นนนน นนนน	uuuu uuuu
INDIR	00h	-	-	-	-	-	-
RTCC	01h	XXXX XXXX	սսսս սսսս	սսսս սսսս	uuuu uuuu	սսսս սսսս	սսսս սսսս
PC	02h	0000h	0000h	PC + 1	0000h	0000h	PC + 1
STATUS	03h	0001 1xxx	0000 luuu	uuu0 0uuu	000u uuuu	0001 0uuu	uuu1 0uuu
FSR	04h	XXXX XXXX	սսսս սսսս	սսսս սսսս	uuuu uuuu	นนนน นนนน	սսսս սսսս
PORT A	05h	XXXX XXXX	սսսս սսսս	սսսս սսսս	uuuu uuuu	սսսս սսսս	սսսս սսսս
PORT B	06h	XXXX XXXX	սսսս սսսս	սսսս սսսս	սսսս սսսս	uuuu uuuu	սսսս սսսս
TRIS A	85h	1 11111	1 1111	u uuuu	1 1111	1 1111	u uuuu
TRIS B	86h	1111 1111	1111 1111	սսսս սսսս	1111 1111	1111 1111	սսսս սսսս
OPTION	81h	1111 1111	1111 1111	սսսս սսսս	1111 1111	1111 1111	սսսս սսսս
EEDATA	08h	XXXX XXXX	սսսս սսսս	սսսս սսսս	uuuu uuuu	սսսս սսսս	սսսս սսսս
EEADR	09h	XXXX XXXX	սսսս սսսս	սսսս սսսս	սսսս սսսս	սսսս սսսս	นนนน นนนน
EECON1	88h	0 0000	0 ?000†	u uuuu	0 :000+	0 ?000†	u uuuu
EECON2	89h	-	-		· _	-	-
PCLATH	0Ah	0 0000	0 0000	u uuuu	0 0000	0 0000	u uuuu
INTCON	0Bh	0000 000x	0000 000u	้นนนน นนนน	0000 000u	0000 0000	นนนน นนนน*
Legend:	- = unimplen	nented, reads as '0'	u = unchanged x	: = unknown			

TABLE 5.1.1 - RESET CONDITIONS FOR REGISTERS

In the event of wake-up through interrupt, one or more of the interrupt flags will be set. Other bits in INTCON will remain unchanged.

† WRERR (bit3) will be set if reset occurred during EEPROM write.

The POR circuit does not produce internal reset when VDD declines (or goes through a brown-out).

Power-up Timer (PWRT): The power-up timer provides a fixed 72ms time-out on power-up only, from POR. The power-up timer operates on an internal RC oscillator. The chip is kept in reset as long as PWRT is active. The PWRT delay allows the VDD to rise to an acceptable level. A configuration fuse, PWRTE can enable (if = 1) or disable (if = 0 or programmed) the power-up timer (section 5.6).

The power-up time delay will vary from chip to chip and due to VDD and temperature. See DC parameters for details.

Oscillator Start-up Timer (OST): The oscillator start-up timer (OST) provides 1024 oscillator cycle (from OSC1 input) delay after the PWRT delay is over. This guarantees that the crystal oscillator or resonator has started and stabilized.

The OST time-out is invoked only for XT, LP and HS modes and only on power-on reset or wake-up from SLEEP.

Time-out Sequence: On power up the time-out sequence is as follows: First PWRT time-out is invoked after POR has expired. Then TOST is activated. The total time-out will vary based on oscillator configuration and PWRTE fuse status. For example, in RC mode with PWRTE set to '0' (PWRT disabled), there will be no timeout at all. Figures 5.2.1, 5.2.2 and 5.2.3 depict time-out sequences. Table 5.2.1 shows time outs on power-up versus wake-up from SLEEP.

Since the time-outs occur from POR pulse, if MCLR is kept low long enough, the time-outs will expire. Then bringing MCLR high will begin execution immediately. This is useful for testing purposes or to synchronize more than one PIC operating in conjunction.

TABLE 5.2.1 - TIME-OUT IN VARIOUS SITUATIONS

Oscillator	Powe	er up	Wake up from
Configuration	PWRTE = 1	PWRTE = 0	SLEEP
XT, HS, LP	72 ms + 1024 tosc	1024 tosc	1024 tosc
RC	72 ms	-	-

FIGURE 5.2.1 - TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): Case 1




FIGURE 5.2.2 - TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): Case 2




FIGURE 5.2.3 - TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD)





FIGURE 5.2.4 - EXTERNAL POWER ON RESET CIRCUIT



- down.
 R < 40KΩ is recommended to make sure that voltage drop across R does not exceed 0.2V (max leakage current spec on MCLR pin is 5µA). A larger voltage drop will degrade VIH level on MCLR pin.
- 3. $R1 = 100\Omega$ to 1K Ω will limit any current flowing into MCLR from external capacitor C in the event of MCLR pin breakdown due to ESD or EOS.

FIGURE 5.2.5 - BROWN OUT PROTECTION CIRCUIT 1





FIGURE 5.2.6 - BROWN OUT PROTECTION CIRCUIT 2



5.3 Watchdog Timer (WDT)

The watchdog timer is realized as a free running on-chip RC oscillator which does not require any external components. That means that the WDT will run, even if the clock on the OSC1 and OSC2 pins of the device has been stopped, for example, by execution of a SLEEP instruction. A WDT timeout generates a device RESET condition. The WDT can be permanently disabled by programming the configuration fuse WDTE as a '0' (section 5.6).

5.3.1 WDT PERIOD

The WDT has a nominal time-out period of 18 ms, (with no prescaler). The time-out periods vary with temperature, VDD and process variations from part to part (see DC specs). If longer time-out periods are desired, a prescaler with a division ratio of up to 1:128 can be assigned to the WDT under software control by writing to the OPTION register. Thus, time-out periods up to 2.3 seconds can be realized.

The "CLRWDT" and "SLEEP" instructions clear the WDT and the prescaler, if assigned to the WDT, and prevent it from timing out and generating a device RESET condition.

The status bit "TO" in file register f3 will be cleared upon a watchdog timer timeout.

5.3.2 WDT PROGRAMMING CONSIDERATIONS

In a noisy application environment the OPTION register can get corrupted. The OPTION register should be updated at regular intervals.

It should also be taken in account that under worst case conditions (VDD = Min., Temperature = Max., max. WDT prescaler) it may take several seconds before a WDT timeout occurs.

5.4 Oscillator Configurations

5.4.1 OSCILLATOR TYPES

The PIC16C84 can be operated in 4 different oscillator options. The user can program two configuration fuses (FOSC1 and FOSC0) to select one of these four modes.

5.4.2 CRYSTAL OSCILLATOR

In XT, HS, or LP modes a crystal or ceramic resonator is connected to the OSC1 and OSC2 pins to establish oscillation (Figure 5.4.1).

PIC16C84

OSC2

TABLE 5.4.1 - CAPACITOR SELECTIONFOR CERAMIC RESONATORS

Oscillator Type	Resonator Frequency	Capacitor Range C1 = C2
ХТ	455 KHz	150 - 330 pF
	2.0 MHz	20 - 330 pF
	4.0 MHz	20 - 330 pF
HS	10.0 MHz	20 - 200 pF

Note: Higher capacitance increases the stability of oscillator but also increases the start-up time. These values are for design guidance only. Since each resonator has its own characteristics, the user should consult the resonator manufacturer for appropriate values of external components.

FIGURE 5.4.1 - CRYSTAL OPERATION (OR CERAMIC RESONATOR) (HS, XT OR LP OSC CONFIGURATION)




TABLE 5.4.2 - CAPACITOR SELECTIONFOR CRYSTAL OSCILLATOR

Osc Type	Freq	C1	C2
LP	32 KHz	30 pF	30-50 pF
	100 KHz	15 pF	15 pF
	200 KHz	0 - 15 pF	0 - 15 pF
XT	100 KHz	15 - 30 pF	200 - 300 pF
	200 KHz	15 - 30 pF	100 - 200 pF
	455 KHz	15 - 30 pF	15 - 100 pF
	1 MHz	15 - 30 pF	15 - 30 pF
	2 MHz	15 pF	15 pF
	4 MHz	15 pF	15 pF
HS	4 MHz	15 pF	15 pF
	10 MHz	15 pF	15 pF
tor	but also increa ofor design gu	ises the start-up ti idance only. Rs n	stability of oscilla- me. These values nay be required in avoid overdriving

crystals with low drive level specification. Since each crystal has its own characteristics, the user should consult the crystal manufacturer for appropriate val-

Clock from ext. OSC1

CONFIGURATION)

FIGURE 5.4.2 - EXTERNAL CLOCK INPUT

OPERATION (HS, XT, or LP OSC


Open

5.4.3 RC OSCILLATOR

For timing insensitive applications the "RC" device option offers additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (Rext) and capacitor (Cext) values, and the operation temperature. In addition to this, the oscillator frequency will vary from unit to unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low Cext values. The user also needs to take into account variation to due tolerance of external R and C components used. Figure 5.4.3 shows how the R/C combination is connected to the PIC16C84. For Rext values below 2.2 kOhm, the oscillator operation may become unstable, or stop completely. For very high Rext values (e.g. 1 MOhm), the oscillator becomes sensitive to noise, humidity and leakage. Thus, we recommend to keep Rext between 3 kOhm and 100 kOhm.

Although the oscillator will operate with no external capacitor (Cext = 0 pF), we recommend using values above 20 pF for noise and stability reasons. With no or small external capacitance, the oscillation frequency can vary dramatically due to changes in external capacitances, such as PCB trace capacitance or package lead frame capacitance.

FIGURE 5.4.3 - RC OSCILLATOR (RC TYPE ONLY)



© 1993 Microchip Technology Incorporated

ues of external components.

See section 9.0 for RC frequency variation from part to part due to normal process variation. The variation is larger for larger R (since leakage current variation will affect RC frequency more for large R) and for smaller C (since variation of input capacitance will affect RC frequency more).

See characteristics in section 9.0 for variation of oscillator frequency due to VDD for given Rext/Cext values as well as frequency variation due to operating temperature for given R, C, and VDD values.

In RC mode, the oscillator frequency, divided by 4, is available on the OSC2/CLKOUT pin, and can be used for test purposes or to synchronize other logic (see Figure 3.2.1 for timing).

5.5 Power Down Mode (Sleep)

The power down mode is entered by executing a SLEEP instruction.

If enabled, the watchdog timer will be cleared but keeps running, the bit "PD" in the status register (f03) is cleared, the "TO" bit is set, and the oscillator driver is turned off. The I/O ports maintain the status they had, before the SLEEP command was executed (driving high, low, or hi-impedance).

For lowest curent consumption in this mode, all I/O pins should be either at VDD, or Vss, with no external circuitry drawing current from the I/O pin. I/O pins that are in the High-Z mode should be pulled high or low externally to avoid switching currents caused by floating inputs. The RTCC input should also be at VDD or Vss for lowest current consumption. The contribution from on chip pullups on PortB should be considered.

The MCLR pin must be at a logic high level (VIHMC).

It should be noted that a RESET generated by a WDT time out does not drive MCLR pin low.

5.5.1 WAKE-UP FROM SLEEP

The device can wake up from SLEEP through one of the following events:

- a. External reset input on MCLR pin
- b. Watchdog timer timeout reset (if WDT was enabled)
- c. Interrupt from INT pin, RB port change or data EEPROM write completion.

The first event will cause a device reset. The two latter events are considered a continuation of program execution. The TO and PD bits in the STATUS register can be used to determine the cause of device reset. PD bit, which is set on power-up is cleared when SLEEP is invoked. TO bit is cleared if WDT time-out occurred (and caused wake-up).

For the device to wake up through an interrupt, the corresponding interrupt mask bit must be enabled. On wake-up, the device will continue to execute code in-line if global interrupt was disabled (GIE = 0) or branch to interrupt service routine if GIE was enabled (see figure 5.5.5.1).

5.6 Configuration Fuses

The PIC16C84 has five configuration fuses which are EEPROM bits. These fuses can be programmed (reads '0') or left unprogrammed (reads '1') to select various device configurations. These bits are mapped in program memory location 2007h.

The user will note that address 2007h is beyond the user program memory space. In fact, it belongs to the special test/configuration memory space (2000h-3FFFh). However, through a special mode, this location can be accessed during programming.

See description of fuses in figure 5.6.1.

5.7 ID Locations

The PIC16C84 has four ID locations (2000h - 2003h) mapped in the test program memory for storing code revision number, manufacturing information or other useful information. As with the configuration word, these locations are readable and writable through a programmer. They are not accessible during normal code execution.

If the chip is code protected, it is recommended that the user uses only the lower seven bits of the ID locations and program the higher seven bits as '0'. This way the ID locations will be readable even after code protection.

5.8 Code Protection

The code in the program memory can be protected by blowing the code protect fuse (CP).

When code protected, the contents of the program memory cannot be read out in a way that the program code can be reconstructed. In addition, all memory locations are protected against programming.

All EPROM data memory locations can not be programmed nor can they be read out.


Once code protected, the CP fuse can be erased only through a chip erase. A chip erase will erase EEPROM program and data memory before erasing the codeprotect fuse. Refer to PIC16C84 programming specification for details.

5.8.1 VERIFYING A CODE-PROTECTED PIC

When code protected verifying any program memory location will read a scrambled output which looks like "0000000xxxxxxx" (binary) where X is 1 or 0. To verify a device after code protection, follow this procedure:

- a. First, program and verify a good device without code protecting it.
- b. Next, blow its code protection fuse and then load its contents in a file.
- c. Verify any code-protected PIC against this file.

EEPROM data memory can not be verified after code protection. The user can embed code for self testing the data memory in the program.



Notes:

1. XT, HS or LP oscillator mode assumed

2. tost = 1024 tosc (drawing not to scale). This delay will not be there for RC osc mode.
 3. GIE = 1 assumed. In this case after wake up processor jumps to interrupt routine.

If GIE = 0, execution will continue in line.

4. CLKOUT is not available in these osc modes, but shown here for timing reference.

FIGURE 5.6.1 - CONFIGURATION WORD

13	54				bit0	
	CP	PWRTE	WDTE	FOSC1	FOSC0	Addr: 2007h
						OSC selection fuses: FOSC1, FOSC0: 00 : LP oscillator 01 : XT oscillator 10 : HS oscillator
						11 : RC oscillator <u>WDT enable fuses:</u> WDTE = 1: WDT enabled WDTE = 0: WDT disabled
						Power-up timer enable fuse: PWRTE = 1 power-up time enabled PWRTE = 0 power-up timer disabled
						Code protection fuse: $CP = 1$ code protection off $CP = 0$ code protection onUnimplemented.Read as '1's.

6.0 OVERVIEW OF PERIPHERALS

The PIC16C84 has 13 I/O pins organized as two I/O ports, PortA (5 bit) and PortB (8-bit). There is one general purpose timer/counter, RTCC which 8-bit wide with 8-bit programmable prescaler. It is separate from the watchdog timer. The PIC16C84 also has a 64 x 8 EEPROM data memory accessible through an 8-bit data register and address register.

6.1 PortA

PortA is a 5 bit wide port with pins RA<4:0>. Port pins RA<3:0> are bidirectional whereas RA4 has a opencollector output. PortA is file register 05h. Its corresponding direction control register TRISA is mapped in page 1 of register file at address 85h. TRISA is a fivebit wide register with bits <4:0> physically implemented. Refer to figures 6.1.1 and 6.1.2 for block diagram of PortA pins.

FIGURE 6.1.1 - BLOCK DIAGRAM OF RA0 - RA3 PINS





TABLE 6.1.1 - PORTA FUNCTIONS

Port Pin	Bit	Pin Function	Alternate Function
RA0	bit0	Input/output port. TTL input levels	-
RA1	bit1	Input/output port. TTL input levels	-
RA2	bit2	Input/output port. TTL input levels	-
RA3	bit3	Input/output port. TTL input levels	-
RA4/RT	bit4	Input/output port. Output is open collector type. Input is Schmitt trigger type.	External clock input for RTCC timer/counter

TABLE 6.1.2 - SUMMARY OF PORTA REGISTERS

Register Name	Function	Address	Power-on Reset Value x xxxx 1 1111	
PORTA	PortA pins when read PortA latch when written	05h		
TRISA	PortA data direction register	85h		
Notes: 1: x = unkno	wn, - = unimplemented, reads as a '0'.			
2: For reset	values of registers in other reset situations refer to t	able 5.1.1.		

FIGURE 6.1.2 - BLOCK DIAGRAM OF RA4 PIN



6.2 PortB

PortB is an 8-bit wide bidirectional port (file register address 06h). The corresponding data direction register is TRISB (address 86h). A '1' in TRISB sets the corresponding port pin as an input. Reading PortB register reads the status of the pins whereas writing to it will write to the port latch. See figures 6.2.1 and 6.2.2 for block diagrams of the PortB pins.

Each of the PortB pins has a weak internal pull-up (~100 μ A typical). The weak pull-up is automatically turned off if the port pin is configured as an output. Furthermore, a single control bit RBPU OPTION<7> can turn off (RBPU = 1) all the pull-ups. The pull-ups are disabled on power on reset.

Port B has an interrupt on change feature on four of its pins, RB<7:4>. When configured as input, the inputs on these pins are sampled and latched every Q1. The new input is compared with the old latched value in every instruction cycle. An active high output is generated on mismatch between the pin and the latch. The "mismatch" outputs of RB4, RB5, RB6 and RB7 are OR'ed together to generate the RBIF interrupt (latched in INTCON<0>. Any pin configured as output is excluded from the comparison. This interrupt can wake the chip up from SLEEP. The user, in interrupt service routine can clear the interrupt in one of two ways:

- a) Disable the interrupt by clearing RBIE INTCON<3> bit.
- b) Read Port B. This will end mismatch condition.
- c) Next, clear RBIF bit.

This interrupt on mismatch feature, together with software configurable pull-ups on these four pins allow easy interface to a key pad and make it possible for wake-up on key-depression.

Finally, port pin RB0 is multiplexed with external interrupt input INT.






FIGURE 6.2.2 - BLOCK DIAGRAM OF PORT PINS RB<3:0>




TABLE 6.2.1 - PORTB FUNCTIONS

Port Pin	Bit	Pin Function	Alternate Function
RB0/INT	bit0	Input/output port pin. TTL input levels and internal software programmable weak pull-up	External interrupt input
RB1	bit1	Input/output port pin. TTL input levels and internal software programmable weak pull-up	-
RB2	bit2	Input/output port pin. TTL input levels and internal software programmable weak pull-up	-
RB3	bit3	Input/output port pin. TTL input levels and internal software programmable weak pull-up	-
RB4	bit4	Input/output port pin. TTL input levels and internal software programmable weak pull-up	Interrupt on port change
RB5	bit5	Input/output port pin. TTL input levels and internal software programmable weak pull-up	Interrupt on port change
RB6	bit6	Input/output port pin. TTL input levels and internal software programmable weak pull-up	Interrupt on port change
RB7	bit7	Input/output port pin. TTL input levels and internal software programmable weak pull-up	Interrupt on port change

TABLE 6.2.2 - SUMMARY OF PORTB REGISTERS

Register Name	Function	Address	Power-on Reset Value
PORTB	PortB pins when read PortB latch when written	06h	XXXX XXXX
TRISB	PortB data direction register	86h	1111 1111
OPTION	Weak pull-up on/off control (RBPU bit)	88h	1111 1111

6.3 <u>I/O Programming Considerations</u>

6.3.1 BIDIRECTIONAL I/O PORTS

Some instructions operate internally as read followed by write operations. The BCF and BSF instructions, for example, read the entire port into the CPU, execute the bit operation, and re-output the result. Caution must be used when these instructions are applied to a port where one or more pins are used as input/outputs. For example, a BSF operation on bit 5 of f6 (Port B) will cause all eight bits of f6 to be read into the CPU. Then the BSF operation takes place on bit 5 and f6 is re-output to the output latches. If another bit of f6 is used as a bidirectional I/O pin (say bit 0) and it is defined as an input at this time, the input signal present on the pin itself would be read into the CPU and re-written to the data latch of this particular pin, overwriting the previous content. As long as the pin stays in the input mode, no problem occurs. However, if bit 0 is switched into output mode later on, the content of the data latch may now be unknown.

A pin actively outputting a "0" or "1" should not be driven from external devices at the same time in order to change the level on this pin ("wired-or", "wired-and"). The resulting high output currents may damage the chip.

For "wired-or" outputs (assuming negative logic), it is recommended to use external pull-up resistors on the corresponding pins. The pin should be left in highimpedance mode, unless a "0" has to be output. Thus, external devices can drive this pin "0" as well. "Wiredand" outputs can be realized in the same way, but with external pull-down resistors and only actively driving the "1" level from the PIC. The resistor values are user selectable, but should not force output currents above the specified limits (see DC Characteristics).

		-vv			and the second
PC (PC	<u>X PC+1 X</u>	<u> PC+2 X</u>	PC + 3	This example shows
Instruction	MOVWF f6	MOVF f6, W	NOP	NOP	write to port B followed
fetched	Write to f6	Read f6 (Port B)			by a read from port B.
	(Port B)	1 · · · · · · · · · · · · · · · · · · ·			Note that the data setup
RB (7:0)		<u> </u>	XX		time = (0.25 TCY - TPD)
· · ·			Port pin	1	where TCY = instruction cycle. Therefore, at
1		1 1	sampled here	I	higher clock frequencies,
1		·		1	write followed by a read
1		Execute	TPD Execute	Execute	may be problematic.
I		MOVWF f6	MOVF f6. W	NOP	may be problematic.

FIGURE 6.3.1 - SUCCESSIVE I/O OPERATION

6.3.2 <u>SUCCESSIVE OPERATIONS ON I/O</u> PORTS

The actual write to an I/O port happens at the end of an instruction cycle, whereas for reading, the data must be valid at the beginning of the instruction cycle (see figure 6.3.1). Therefore, care must be exercised if a write followed by a read operation is carried out on the same I/O port. The sequence of instructions should be such to allow the pin voltage to stabilize (load dependent) before the next instruction which causes that file to be read into the CPU is executed. Otherwise, the previous state of that pin may be read into the CPU rather than the new state. When in doubt, it is better to separate these instructions with a NOP or an other instruction not accessing this I/O port.

6.3.3 OPERATION IN NOISY ENVIRONMENT

In noisy application environments, such as keyboards which are exposed to ESD (Electro Static Discharge), register contents can get corrupted due to noise spikes. The on-chip watchdog timer will take care of all situations involving program sequence "lock-ups." However, if an I/O control register gets corrupted, the program sequence may still be executed properly although an input pin may have switched unintentionally to an output. In this case, the program would always read the same value on this pin. This may result, for example, in a keyboard "lock-up" situation without leading to a watchdog timer timeout. Thus, it is recommended to redefine all I/O pins in regular time intervals (inputs as well as outputs). The optimal strategy is to update the I/O control register every time before reading input data or writing output data .

6.4 Real Time Clock/Counter (RTCC)

The RTCC timer/counter has the following features:

- 8 bit timer/counter
- Readable and writable (file address 01h)
- 8 bit software programmable prescaler
- Internal or external clock select
- Interrupt on overflow

Figure 6.4.1 is a simplified block diagram of the RTCC module.

Timer mode is selected by setting RTS bit to '0' (OPTION register). In timer mode, the RTCC will increment every instruction cycle (without prescaler). If RTCC (f01) is written, increment is inhibited for the following two cycles (see figures 6.4.2 and 6.4.3). The user can work around this by writing an adjusted value to the RTCC.

Counter mode is selected by setting RTS bit to '1' (OPTION register). In this mode RTCC will increment either on every rising or falling edge of pin RA4/RTCC. This is determined by control bit RTE (OPTION register). RTE = 0 selects rising edge. Restrictions on external clock input is discussed in detail in section 6.4.2.

The prescaler is shared between the RTCC and the watchdog timer. The prescaler assignment is controlled in software by control bit, PSA (OPTION register). PSA = 0 will assign the prescaler to RTCC. The prescaler is not readable or writable. When the prescaler is assigned to the RTCC, prescale value of 1:2, 1:4, ..., 1:256 are selectable. Section 6.4.3 details the operation of the prescaler.

RTCC interrupt is generated when the RTCC timer/ counter overflows from FFh to 00h. It sets the RTIF bit INTCON<2>. The interrupt can be masked by setting RTIE bit INTCON<5> to '0'. RTIF bit must be cleared in software in the RTCC interrupt service routine before reenabling this interrupt. See figure 6.4.4 for RTCC interrupt timing. The RTCC interrupt can not wake the processor from SLEEP since the timer is shut off during SLEEP.

6.4.2 USING RTCC WITH EXTERNAL CLOCK

When external clock input is used for RTCC, it is synchronized with the internal phase clocks. Therefore, the external clock input must meet certain requirements.

Also there is some delay from the occurance of the external clock edge to the actual incrementing of RTCC. Referring to Figure 6.4.1.1, the synchronization is done after the prescaler. The output of the prescaler is sampled twice in every instruction cycle to detect rising or falling edges. Therefore, it is necessary for PSOUT to be high for at least 2 tosc and low for at least 2 tosc where tosc = oscillator time period.

When no prescaler is used, PSOUT (Prescaler output, see Figure 6.4.1) is the same as RTCC clock input and therefore the requirements are:

TRTH = RTCC high time \geq 2tosc + 20 ns TRTL = RTCC low time \geq 2tosc + 20 ns

When prescaler is used, the RTCC input is divided by the asynchronous ripple counter-type prescaler and so the prescaler output is symmetrical.

Then: PSOUT high time = PSOUT low time = $\frac{N \cdot T_{RT}}{2}$ where TRT = RTCC input period and N = prescale value (2, 4,, 256). The requirement is, therefore $\frac{N \cdot TRT}{2}$ $\geq~2~tosc$ + 20 ns, or TRT $\geq~\frac{4~tosc$ + 40 ns $}$.

The user will notice that no requirement on RTCC high time or low time is specified. However, if the high time or low time on RTCC is too small then the pulse may not be detected, hence a minimum high or low time of 10 ns is required. In summary, the RTCC input requirements are:

TRT = RTCC period ≥ (4 tosc + 40 ns)/N

TRTH = RTCC high time \geq 10 ns

TRTL = RTCC low time \geq 10 ns




FIGURE 6.4.1 - RTCC BLOCK DIAGRAM (SIMPLIFIED)


FIGURE 6.4.2 - RTCC TIMING: INT CLOCK/NO PRESCALE

					1		· 1	I	
°C	(PC-1	X	PC X	PC + 1	(PC + 2	V PC + 3	<u>X PC+4</u>	PC + 5	PC + 6
PROGRAM COUNTER)			IST = ^I VWF F1 ^I	MOVF F1, W	MOVF F1, W	MOVF F1, W	MOVF F1, W	MOVF F1, W	
	1	1	1		I	1		1	
RTCC	RT	<u>Х н</u>	<u>T+1 χ ι</u>	RT + 2 X	I NRT X	I NRT X	NBT X 1	NRT + 1 X	NRT+2 X
	1	I I	. I		1 1	1 1		† :	1
						Read F1	Read F1 reads	Read F1 reads	Read F1 reads

FIGURE 6.4.3 - RTCC TIMING: INT CLOCK/PRESCALE 1:2

	1		1	I		1	1	1	1	1
°C O	\square	PC-1	X	PC X	PC + 1	(PC + 2	C PC + 3	PC + 4) PC + 5	X PC + 6
PROGRAM OUNTER)	1 1		I I	MOVWF F1	MOVF F1, W	MOVE F1, W	MOVF F1, W	MOVF F1, W	MOVF F1, W	I I
	1		1	1		1	1	1	I	I.
	I.		1	1		1	I .	1	1	1
TCC		RT X	I	RT + 1	X	1	I NRT		I X	I NRT + 1
	I I		I I	1	1		I ▲ I I	1 A		¦ ↑
	1 I		1	ł	Write F1	Read F1	Read F1	Read F1	I Read F1	Read F1
	1		1	1	executed	reads NRT	reads NRT	reads NRT	reads NRT	reads NRT+1





Delay from external clock edge: Since the prescaler output is synchronized with the internal clocks, there is a small delay from the time the external clock edge occurs to the time the RTCC is actually incremented. Referring to Figure 6.4.1.1, the reader can see that this delay is between 3 tosc and 7 tosc. Thus, for example, measuring the interval between two edges (e.g. period) will be accurate within ± 4 tosc (± 400 ns @ 10 MHz).

6.4.3 PRESCALER

An 8-bit counter is available as a prescaler for the RTCC, or as a post-scaler for the watchdog timer, respectively (Figure 6.4.3.1). For simplicity, this counter is being referred to as "prescaler" throughout this data sheet. Note that there is only one prescaler available which is mutually exclusively shared between the RTCC and the watchdog timer. Thus, a prescaler assignment for the RTCC means that there is no prescaler for the watchdog timer, and vice versa.

The PSA and PS0-PS2 bits in the OPTION register determine the prescaler assignment and pre-scale ratio. When assigned to the RTCC, all instructions writing to the RTCC (e.g. CLRF 1, MOVWF 1, BSF 1,x....etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the watchdog timer. The prescaler is not readable or writable.

1. MOVLW	B'xx0x0xxx'; Select in	ternal clock and select new
2. OPTION	;prescaler	value. If new prescale value
	; is = '000'	or '001', then select any
	; other pre	scale value temporarily.
3. CLRF 1	; Clear RT	CC and prescaler.
4. MOVLW	B'xxxx1xxx'; Select W	DT, do not change prescale
	; value.	
5. OPTION	;	
6. CLRWD1	; Clears W	/DT and prescaler.
7. MOVLW	B'xxxx1xxx'; Select ne	ew prescale value.
8. OPTION		;

Step 1 and 2 are only required if an external RTCC source is used. Steps 7 and 8 are necessary only if the desired prescale value is '000' or '001'.

CHANGING PRESCALER FROM WDT TO RTCC

To change prescaler from WDT to RTCC use the following sequence:

1. CLRWDT	; Clear WDT and prescaler
2. MOVLW B'xxxx0xxx'	; Select RTCC, new prescale value
	; and clock source
3. OPTION	;

The above precautions must be taken even if WDT is disabled.






TABLE 6.4 - SUMMARY OF RTCC REGISTERS

Register Name	Function	Address	Power-on Reset Value		
RTCC	Timer/counter register	01h	XXXX XXXX		
OPTION	Configuration and prescaler assignment bits for RTCC	81h	1111 1111		
INTCON	RTCC overflow interrupt flag and mask bits	0Bh	0000 000X		

FIGURE 6.4.3.1 - BLOCK DIAGRAM OF THE RTCC/WDT PRESCALER




FIGURE 6.5.1 - OPTION REGISTER

R/W	R/W	R/W RTS	R/W RTE	R/W PSA	R/W PS2	R/W PS1	R/W PS0	bit C		r valu Dr:	E: FFh 81h	R/W: Readab R: read on	le & writable y
				L4				-	PRES	CALER	VALUE	RTCC RATE	WDT RATE
									0 0 0 1 1 1	0 1 1 0 0 1	0 1 0 1 0 1 0	1 : 2 1 : 4 1 : 8 1 : 16 1 : 32 1 : 64 1 : 128 1 : 256	1 : 1 1 : 2 1 : 4 1 : 8 1 : 16 1 : 32 1 : 64 1 : 128
						0 1 R 0 1 1	Prescaler assignment bit: RTCC WDT RTCC signal edge: Increment on low-to-high transition on RA4/RT(Increment on high-to-low transition on RA4/RT(RTCC signal source: Internal instruction cycle clock (CLKOUT) Transition on RA4/RTCC pin NT interrupt edge select						pin pin
						0 1 	Inte Inte ort B pu BPU =	errupt errupt III-up 0 : Po	on falli on risi enable ort B pu	ing edge ng edge ill-ups ar	re enabled	by individual po l overriding any	

6.5 OPTION Register

The OPTION register (address 81h) is a readable and writable register which contains various control bits to configure the prescaler, the external INT interrupt edge select, the RTCC and the weak pull-ups on PortB.

6.6 **EEPROM Data Memory**

The PIC16C84 has 64x8 EEPROM data memory which is readable and writable during normal operation (full VDD range). This memory is not directly mapped in the register file space. Instead it is accessed through two registers: EEDATA<08h> which holds the 8-bit data for read/write, EEADR<09h> which holds the address of the EEPROM location being accessed. Additionally, there are two control registers: EECON1<88h> and EECON2<89h>.

The EEPROM data memory allows byte read and write. A byte write automatically erases the location and writes the new data (erase before write). The EEPROM data memory is rated for high erase/write cycles. The write time is nominally 10 ms, and is controlled by an on-chip timer. The actual write-time will vary with voltage and temperature as well as from chip to chip. Please refer to AC specifications for exact limits.

6.6.1 <u>READING THE EEPROM DATA</u> <u>MEMORY</u>

To read a data memory location, the user must write the address to the EEADR register and then set control bit RD EECON1<0>. The data is available in the very next cycle in the EEDATA register; therefore it can be read in the next instruction. EEDATA will hold this value until another read or until it is written to by the user (during a write operation).

6.6.2 WRITING TO THE EEPROM DATA MEMORY

To write an EEPROM data location, the user must first write the address to EEADR register and the data to the EEDATA register. Then the user must follow a specific sequence to initiate write:

movlw	55h	
movwf	EECON2	
movlw	AAh	
movwf	EECON2	
bsf	EECON1,WR	;set WR bit
		;begin write

Write will not initiate if this sequence (write 55h to EECON2, write AAh to EECON2, then set WR bit) is not followed with exact timing. The user must disable interrupts during this code segment.

Additionally WREN bit in EECON1 must be set to '1' to enable write. This mechanism is to prevent accidental writes to data EEPROM due to errant (unexpected) code execution i.e. lost programs. The user is recommended to keep WREN off at all times except when updating EEPROM. Furthermore, the code segments that enables WREN and initiates write should be kept at separate locations to prevent accidental execution of both of them in the event of a software malfunction.

At the end of the write, the WR bit is cleared in hardware and the EE write complete interrupt flag is set (bit EEIF). The user can either enable this interrupt or poll this bit. EEIF must be cleared in software.

TABLE 6.6.2 - SUMMARY OF EEPROM REGISTERS

Register Name	Function	Address	Power-on-Reset Value	
EEDATA	EEPROM data register	08h	XXXX XXXX	
EEADR	EEPROM address register	09h	XXXX XXXX	
EECON1	EEPROM control register1	88h	0000 x000	
EECON2	EEPROM control register2	89h	-	

6.6.3 EECON1 AND EECON2 REGISTERS

EECON1 (address 88h) is the control register with 5 low order bits physically implemented. The upper 3-bits are non existent and read as '0's.

Control bits RD and WR initiate read and write, respectively. These bits can only be set in software. They are reset in hardware at completion of read or write operation. Inability to clear WR bit in software prevents accidental termination of a write operation prematurely.

WREN bit, when set will allow a write operation. On power-up WREN = 0. WRERR bit is set when a write operation is interrupted by \overline{MCLR} reset or a WDT timeout reset during normal operation. In these situations, following reset the user can check for WRERR bit and rewrite the location. The data and address will be unchanged in EEDATA and EEADR registers.

EEIF bit is the interrupt flag set when write is complete. It must be cleared in software.

EECON2 is not a physical register. Reading EECON2 will read '0's.

6.6.4 PROTECTION AGAINST SPURIOUS WRITE

Various mechanisms are built in to prevent spurious EEPROM write. On power-up WREN is set to '0'. Also, the power-up timer (72 ms duration) prevents EEPROM write.

The write initiate sequence and the WREN bit together help prevent an accidental write during brown-out or power glitch or software malfunction.

U	U	U	R/W	R/W	R/W	R/W	R/W	
-	-	-	EEIF	WRERR	WREN	WR	RD	Address: 88h R/W: Readable & writable Reset value: 0000x000b R: Read only
							bi	 Read control bit. Setting RD = 1 initiates an EEPROM read. Read takes one clock cycle. RD is cleared in hardware. RD bit can only be set (but not cleared) in software. Write control bit setting WR = 1 will initiate a write cycle. The bit is cleared by hardware once write is complete. WR bit can only be set (but not cleared) in software. EEPROM write enable bit. WREN = 0 inhibits write to the data EEPROM. WREN = 1 allows write operation. WRERR error flag is set if a write operation is prematurely terminated by a MCLR reset (during SLEEP or normal operation) or by a WDT reset during normal operation. EEPROM write completion interrupt flag bit. Set when write is completed. Must be reset in software. Corresponding enable bit is EEIE in INTCON register.

FIGURE 6.6.3.1 - EECON1 REGISTER

7.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings*

Ambient temperature under bias55 to+ 125°C
Storage Temperature 65°C to +150°C
Voltage on any pin with respect to Vss
(except VDD and MCLR)0.6V to VDD +0.6V
Voltage on VDD with respect to Vss0 to +7.5 V
Voltage on MCLR with respect to Vss
(Note 2)0 to +14 V
Total power Dissipation (Note 1)800 mW
Max. Current out of Vss pin150 mA
Max. Current into VDD pin100 mA
Max. Current into an input pin±500 μ A
Max. Output Current sunk by any I/O pin25 mA
Max. Output Current sourced by any I/O pin20 mA
Max. Output Current sunk by I/O port A
Max. Output Current sunk by I/O port B
Max. Output Current sourced by I/O port A 50 mA
Max. Output Current sourced by I/O port B 100 mA

*Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device or compliance to AC and DC parametric specifications at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

- Notes: 1. Total power dissipation should not exceed 800 mW for the package. Power dissipation is calculated as follows: Pdis = VDD x {IDD - Σ loh} + Σ {(VDD-Voh) x loh} + Σ (Vol x lol)
 - 2. Voltage spikes below Vss at the $\overline{\text{MCLR}}$ pin, inducing currents greater than 80mA, may cause latch-up. Thus, a series resistor of 50-100 Ω should be used when applying a "low' level to the $\overline{\text{MCLR}}$ pin rather than pulling this pin directly to Vss.

7.1 DC CHARACTERISTICS: PIC16C84-04 (COMMERCIAL, INDUSTRIAL, AUTOMOTIVE) PIC16C84-10 (COMMERCIAL, INDUSTRIAL, AUTOMOTIVE)

DC CHARACTERISTICS			Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \leq TA \leq +125^{\circ}C$ for automotive, $-40^{\circ}C \leq TA \leq +85^{\circ}C$ for industrial and $0^{\circ}C \leq TA \leq +70^{\circ}C$ for commercial							
Operating voltage VDD = 4.0V to 6.0V										
Characteristic	Sym	Min	Typ (Note 1)	Max	Units	Conditions				
Supply Voltage VDD 4.0 4.5				6.0 5.5	v v	XT, RC and LP osc configuration HS osc configuration				
RAM Data Retention Voltage (Note 2)	VDR		1.5		V	Device in SLEEP mode				
Vod start voltage to guarantee power on reset	VPOR		Vss		V	See section 5.2 for details on power on reset				
VDD rise rate to guarantee power on reset	SVDD	0.05*			V/ms	See section 5.2 for details on power on reset				
Supply Current (Note 3)	IDD		1.8 35 5	4.5 70 10	An Au MA	Fose = 4 MHz, VDD = 5.5V (Note 5) Fose = 32 KHz, VDD = 4.0V, WDT disabled, LP ose configuration Fose = 10 MHz, VDD = 5.5V, HS ose configuration (PIC16C84-10 only)				
Power Down Current (Note 4)	IPD		7 1.0 1.0 1.0	28 14 16 TBD	μΑ μΑ μΑ μΑ	VDD = 4.0V, WDT enabled, -40°C to +85°C VDD = 4.0V, WDT disabled, 0°C to +70°C VDD = 4.0V, WDT disabled, -40°C to +85°C VDD = 4.0V, WDT disabled, -40°C to +125°C				

* These parameters are characterized but not tested.

- Note 1: Data in the column labeled "Typical" is based on characterization results at 25°C. This data is for design guidance only and is not tested for, or guaranteed by Microchip Technology.
- Note 2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
- Note 3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1=external square wave, from rail to rail; all I/O pins tristated, pulled to VDD, RT = VDD, MCLR = VDD; WDT enabled/disabled as specified.

- Note 4: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedence state and tied to VDD and Vss.
- Note 5: For RC osc configuration, current through Rext (external pull-up resistor) is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.

7.2 DC CHARACTERISTICS: PIC16LC84-04 (COMMERCIAL, INDUSTRIAL, AUTOMOTIVE)

DC CHARACTERISTIC	ions (unless otherwise stated) $C \le TA \le + 125^{\circ}C$ for automotive, $C \le TA \le + 85^{\circ}C$ for industrial and $C \le TA \le +70^{\circ}C$ for commercial V to 6.0V					
Characteristic	Sym	Min	Max	Units	Conditions	
Supply Voltage	Vdd	2.0 4.5		6.0 5.5	VVV	XT, RC and LP osc configuration HS osc configuration
RAM Data Retention Voltage (Note 2)	VDR		1.5		V	Device in SLEEP mode
Vod start voltage to guarantee power on reset	VPOR		Vss		V	See section 5.2 for details on power on reset
Vod rise rate to guarantee power on reset	SVDD	0.05*			V/ms	See section 5.2 for details on power on reset
Supply Current (Note 3)	ldd		1.8 15	4.5 32	Am Au	Fosc = 4 MHz, VDD = 5.5V (Note 5) Fosc = 32 KHz, VDD = 2.0V, WDT disabled, LP osc configuration
Power Down Current (Note 4)						
			3 0.4 0.4 0.4	16 7 9 TBD	μΑ μΑ μΑ μΑ	VDD = 2.0V, WDT enabled, -40°C to +85°C VDD = 2.0V, WDT disabled, 0°C to +70°C VDD = 2.0V, WDT disabled, -40°C to +85°C VDD = 2.0V, WDT disabled, -40°C to +125°C

* These parameters are characterized but not tested.

- Note 2: This is the limit to which Vbp can be lowered in SLEEP mode without losing RAM data.
- Note 3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1=external square wave, from rail to rail; all I/O pins tristated, pulled to VDD, RT = VDD, MCLR = VDD; WDT enabled/ disabled as specified.

- Note 4: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedence state and tied to VDD and Vss.
- Note 5: For RC osc configuration, current through Rext (external pull-up resistor) is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.

Notes to Table 7.3

- Note 1: Data in the column labeled "Typical" is based on characterization results at 25 ° C. This data is for design guidance only and is not tested for, or guaranteed by Microchip Technology.
- Note 2: In RC oscillator configuration, the OSC1 pin is a Schmitt trigger input. It is not recommended that the PIC16C84 be driven with external clock in RC mode.
- Note 3 : The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
- Note 4 : Negative current is defined as coming out of the pin.
- Note 5: The user may use better of the two specifications.

Note 1: Data in the column labeled "Typical" is based on characterization results at 25°C. This data is for design guidance only and is not tested for, or guaranteed by Microchip Technology.

Г

7.3 DC CHARACTERISTICS: PIC16C84-04 (COMMERCIAL, INDUSTRIAL, AUTOMOTIVE) PIC16C84-10 (COMMERCIAL, INDUSTRIAL, AUTOMOTIVE) PIC16LC84-04 (COMMERCIAL, INDUSTRIAL, AUTOMOTIVE)

ОSC2/CLKOUT VDD-0.7 V IOH = -1.3 mA, VDD = 4.5V, -40°С to +85°С	DC CHARACTERISTIC	CS		Operating	tempera	ture	ditions (unless otherwise stated) -40°C \leq TA \leq +125°C for automotive, -40 \leq TA \leq +85°C for industrial and 0°C \leq TA \leq +70°C for commercial age as described in DC spec table 7.1
UD ports MDER, RTCC, OSC1 (in RC configuration) OSC1 (in XT, HS and LP configuration)Vis0.2 Vob VSSVNote2Input High Voltage VO portsViH2.0 0.7 Vob0.3 VobVVobVobVobMCLR, RTCC, OSC1 (in RC configuration) OSC1 (XT, HS and LP configuration)0.7 Vob 0.85 VobVobVobVVob <t< th=""><th>Characteristic</th><th>Sym</th><th>Min</th><th></th><th>Max</th><th>Units</th><th>Conditions</th></t<>	Characteristic	Sym	Min		Max	Units	Conditions
VO ports VIH 2.0 Vob V Vob Vob Vob Vob Vob	I/O ports MCLR, RTCC, OSC1 (in RC configuration) OSC1 (in XT, HS and LP configuration)	VIL	Vss		0.2 Vdd	V	Note 2
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	I/O ports MCLR, RTCC, OSC1 (in RC configuration) OSC1 (XT, HS and LP	ViH	0.7 Vdd 0.85 Vdd		Vod	W	For entire VDD range (note 5)
Output Low Voltage I/O Ports Vol 0.6 V IoL = 8.5 mA, VDD = 4.5V, -40°C to +85°C OSC2/CLKOUT (RC osc configuration) 0.6 V IoL = 6.0 mA, VDD = 4.5V, -40°C to +125°C Output High Voltage I/O Ports (Note 4) VOH VDD-0.7 V IoL = 1.2 mA, VDD = 4.5V, -40°C to +85°C OSC2/CLKOUT (RC osc configuration) VOH VDD-0.7 V IoH = -3.0 mA, VDD = 4.5V, -40°C to +85°C OSC2/CLKOUT (RC osc configuration) VOH VDD-0.7 V IOH = -2.5 mA, VDD = 4.5V, -40°C to +125°C Osc configuration) VDD-0.7 V IOH = -1.3 mA, VDD = 4.5V, -40°C to +85°C OSC2/CLKOUT (RC osc configuration) VDD-0.7 V IOH = -1.0 mA, VDD = 4.5V, -40°C to +125°C Data EEPROM Endurance Ed 100,000 1,000,000 E/W cycles VDb for read/write Erase/write cycle time Vdrw Full VDD range See section 11 for more details on programming Endurance Ep 100 1000 E/W cycles See section 11 for more details on	(Notes 3, 4) I/O ports RA, RB MCLR, RTCC	lır.			±5	μA	$Vss \leq VPIN \leq VDD$ $Vss \leq VPIN \leq VDD$, XT, HS and LP osc
I/O PortsVol0.6VIoL = 8.5 mA, VDD = 4.5V, -40°C to +85°COSC2/CLKOUT0.6V0.6VIoL = 6.0 mA, VDD = 4.5V, -40°C to +125°C(RC osc configuration)0.6VIoL = 1.6 mA, VDD = 4.5V, -40°C to +85°COutput High VoltageVOHVDD-0.7VIoH = -3.0 mA, VDD = 4.5V, -40°C to +125°CI/O Ports (Note 4)VOHVDD-0.7VIoH = -2.5 mA, VDD = 4.5V, -40°C to +125°COSC2/CLKOUTVDD-0.7VIOH = -2.5 mA, VDD = 4.5V, -40°C to +125°COSC2/CLKOUTVDD-0.7VIOH = -1.3 mA, VDD = 4.5V, -40°C to +125°COSC2/CLKOUTVDD-0.7VIOH = -1.0 mA, VDD = 4.5V, -40°C to +125°COtata EEPROMEd100,0001,000,000E/WEnduranceEd100,0001,000,000E/WVDD for read/writeVdrwFull VDD rangeSee section 11 for more details on programmingEnduranceEp1001000E/WVDD for readVprFull VDD rangems	PortB Weak Pull-up Current	IPU	50	100	150	μA	
Output High Voltage I/O Ports (Note 4)VOHVDD-0.7 VDD-0.7VIOH = -3.0 mA, VDD = 4.5V, -40°C to +85°C V IOH = -2.5 mA, VDD = 4.5V, -40°C to +125°C V IOH = -2.5 mA, VDD = 4.5V, -40°C to +125°C V IOH = -1.3 mA, VDD = 4.5V, -40°C to +125°C V IOH = -1.0 mA, VDD = 4.5V, -40°C to +125°C V IOH = -1.0 mA, VDD = 4.5V, -40°C to +125°C V IOH = -1.0 mA, VDD = 4.5V, -40°C to +125°C V IOH = -1.0 mA, VDD = 4.5V, -40°C to +125°C V IOH = -1.0 mA, VDD = 4.5V, -40°C to +125°C V IOH = -1.0 mA, VDD = 4.5V, -40°C to +125°CData EEPROM EnduranceEd100,0001,000,000E/W cyclesVDD for read/write Erase/write cycle time HouranceVdrw tdewFull VDD rangeSee section 11 for more details on programmingProgram EEPROM Memory VDD for readEp1001000E/W cyclesErase/write cycle time VDD for readVprFull VDD rangeI0	Output Low Voltage I/O Ports OSC2/CLKOUT	VOL			0.6 0.6	v v	IOL = 8.5 mA, VDD = 4.5V, -40°C to +85°C IOL = 6.0 mA, VDD = 4.5V, -40°C to +125°C IOL = 1.6 mA, VDD = 4.5V, -40°C to +85°C
EnduranceEd100,0001,000,000E/W cyclesVDD for read/writeVdrwFull VDD rangeread/writeErase/write cycle timetdew10msProgram EEPROM MemoryEp1001000E/W cyclesEnduranceEp1001000E/W cyclesErase/write cycle timetpew1001000VDD for readVprFull VDD range10	Output High Voltage I/O Ports (Note 4) OSC2/CLKOUT	Vон	Vdd-0.7 Vdd-0.7			V V V	Іон = -3.0 mA, Vdd = 4.5V, -40°C to +85°C Іон = -2.5 mA, Vdd = 4.5V, -40°C to +125°C
Erase/write cycle timetdew10msProgram EEPROM MemoryEp1001000See section 11 for more details on programmingEnduranceEp1001000E/W cyclesErase/write cycle timetpewFull VDD range10VDD for readVprFull VDD range10	Endurance		100,000				
Endurance Ep 100 1000 E/W programming Erase/write cycle time tpew 100 ms VDD for read Vpr Full VDD range I				run vuu range	10	ms	
VDD for read Vpr Full VDD range	Endurance		100	1000		cycles	
No	VDD for read	Vpr	4.5	Full VDD range			Notes on previous page.

DS30081A - page 42

7.4 AC CHARACTERISTICS: PIC16C84-04 (COMMERCIAL, INDUSTRIAL, AUTOMOTIVE) PIC16C84-10 (COMMERCIAL, INDUSTRIAL, AUTOMOTIVE) PIC16LC84-04 (COMMERCIAL, INDUSTRIAL, AUTOMOTIVE)

AC CHARACTERISTICS	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le Ta \le +125^{\circ}C$ for automotive, $-40 \le Ta \le +85^{\circ}C$ for industrial and $0^{\circ}C \le Ta \le +70^{\circ}C$ for commercial							
	Ор	erating voltage				d in DC spec table 7.1		
Characteristic	Sym	Min	Typ (Note 1)	Max	Units	Conditions		
External CLOCKIN Frequency	Fosc	DC		4	MHz	XT, RC osc mode. VDD \geq 3V		
(Note 2)		DC DC		2 4	MHz	XT, RC osc mode. $2V \ge VDD \ge 3V$ HS osc mode (PIC16C84-04, PIC16LC84-04)		
		DC DC		10 200		HS osc mode (PIC16C84-10) LP osc mode		
Oscillator Frequency	Fosc	DC		4		RC osc mode		
(Note 2)	1030	0.1	(4		XT osc mode		
		1		4		HS osc mode (PIC16C84-04 PIC16LC84-04)		
		1		10	MHz	HS osc mode (PIC16C84-10)		
		DC	Channess and the second	200		LP osc mode		
Instruction Cycle Time	Тсү	1.0	4/Fosc	DC	μs			
(Note 2)			$\langle \rangle \rangle$		1			
External Clock in Timing		$11 \sim$	\bigtriangledown					
(Note 4)		11-11	\searrow					
Clock in (OSC1) High or Low Time		() / /	\$					
XT oscillator type	TCKHLXT	50			ns			
LP oscillator type	TCKHLLP	2			μs			
HS oscillator type	TCKHLHS	20 />			ns			
Clock in (OSC1) Rise or Fall Time	1 🔿 🗅	\sim						
XT oscillator type	TCKRFXT	25			ns			
LP oscillator type	TCKBFLP	50			ns			
HS oscillator type	TCKRFHS	25			ns			
OSC1 high to CLKOUT low	TOSH2CKL				ns	Note 6		
OSC1 high to CLKOUT high	Tosh2Ckh				ns	Note 6		
CLKOUT output rise time	TCKR				ns	Note 6		
CLKOUT output fall time	TCKF				ns	Note 6		
RESET Timing								
MCLR Pulse Width (low)	TMCL	100			ns			
RTCC Input Timing, No Prescaler								
RTCC High Pulse Width	TRTH	0.5 TCY+ 20*			ns	Note 3		
RTCC Low Pulse Width	TRTL	0.5 Tcy+ 20*			ns	Note 3		
RTCC Input Timing, With Prescaler	T	10						
RTCC High Pulse Width	TRTH	10	ĺ		ns	Note 3		
RTCC Low Pulse Width	TRTL	10			ns	Note 3		
RTCC Period	TRTP	$\frac{\text{TCY} + 40}{\text{N}}^*$			ns	Note 3. Where N = prescale value (2,4,, 256)		
Watchdog Timer Timeout Period	Turr	7*	10*	0.0+				
(No Prescaler)	TWDT	7*	18*	33*	ms	VDD = 5V, -40°C to +125°C		
OST/PWRT Timings	Toot		1024 tosc		-	topo OCC1 poried		
Oscillation Start-up Timer Period	TOST	00*	1024 tosc 72*	132*	ms	tosc = $OSC1$ period		
Power up timer period I/O Timing	TPWRT	28*	12	132	ms	VDD = 5V, -40°C to +125°C		
I/O Pin Input Valid Before CLKOUT [↑]	TioVOald	0.25 Tcy+ 30				Note 6		
	TioV2ckH				ns	Note 6		
I/O Pin Input Hold After CLKOUT↑ I/O Pin Output Valid After CLKOUT↓	TckH2iol	0		40	ns	Note 6		
NO FIII OULPUL VAIIU AILEI GENUUT↓	TioV2ckL			40	ns	Note 6		

* These parameters are characterized, but not tested.

(Cont. on next page)

PIC16C84

7.4 AC CHARACTERISTICS: PIC16C84-04 (COMMERCIAL, INDUSTRIAL, AUTOMOTIVE) PIC16C84-10 (COMMERCIAL, INDUSTRIAL, AUTOMOTIVE) PIC16LC84-04 (COMMERCIAL, INDUSTRIAL, AUTOMOTIVE)

AC CHARACTERISTICS	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$ for automotive, $-40 \le TA \le +85^{\circ}C$ for industrial and $0^{\circ}C \le TA \le +70^{\circ}C$ for commercialOperating voltage VDD range as described in DC spec table 7.1						
Characteristic	Sym	Min	Typ (Note 1)	Max	Units	Conditions	
I/O Timing (cont.) I/O Pin Input Valid Before OSC↑ (I/O Setup Time) OSC1↑ to I/O pin input invalid (I/O hold time) OSC1↑ to I/O pin output valid I/O pin output rise time I/O pin output fall time	TioV2osH TosH2ioL TosH2ioV TioR TioF				ns ns ns ns ns		
Interrupt Timing INT pin high or low time RB <7:4> input change time for interrupt to be recognized Capacitive Loading Specs on Output Pins OSC2 pin	TinP TrbP Cosc2	20 20		715	ns ns pF		

* These parameters are characterized, but not tested.

NOTES TO TABLE 7.4

- Note 1: Data in the column labeled "Typical" is based on characterization results at 25°C. This data is for design guidance only and is not tested for, or guaranteed by Microchip Technology.
- Note 2: Instruction cycle period (Tcy) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1 pin.


When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.

- Note 3: For a detailed explanation of RTCC input clock requirements see section 6.4.1.
- Note 4: Clock-in high-time is the duration for which clock input is at VIHOSC or higher. Clock-in low-time is the duration for which clock input is at VIHOSC or lower.
- Note 5: All AC parameters are tested or characterized with these capacitive loads.
- Note 6: CLKOUT is available only in RC oscillator mode.

7.5 Electrical Structure of Pins

FIGURE 7.5.1 - ELECTRICAL STRUCTURE OF I/O PINS (RA, RB)


FIGURE 7.5.2 - ELECTRICAL STRUCTURE OF MCLR AND RTCC PINS




Notes to figures 7.5.1 and 7.5.2: The diodes and the grounded gate (or output driver) NMOS device are carefully designed to protect against ESD (Electrostatic discharge) and EOS (Electrical overstress). Rin is a small resistance to further protect the input buffer from ESD.

PIC16C84

8.0 TIMING DIAGRAMS








9.0 DC & AC CHARACTERISTICS GRAPHS/TABLES:

The graphs and tables provided in this section are for design guidance and are not tested or guaranteed. In some graphs or tables the data presented are outside specified operating range (e.g. outside specified VDD range). This is for information only and devices are guaranteed to operate properly only within the specified range.


The data presented in this section is a statistical summary of data collected on units from different lots over a period of time. 'Typical' represents the mean of the distribution while 'max' or 'min' represents (mean + 3σ) and (mean - 3σ) respectively where σ is standard deviation.

FIGURE 9.0.2 - TYPICAL RC OSCILLATOR FREQUENCY vs VDD

FIGURE 9.0.1 - TYPICAL RC OSCILLATOR FREQUENCY vs. TEMPERATURE










FIGURE 9.0.4 - TYPICAL RC OSCILLATOR FREQUENCY vs VDD




TABLE 9.0.1 - RC OSCILLATOR FREQUEN-CIES

Cext	Rext	Average					
		Fosc @	5V, 25°C				
20pf	3.3k	4.71 MHz	± 28%				
	5k	3.31 MHz	± 25%				
	10k	1.91 MHz	± 24%				
	100k	207.76 KHz	± 39%				
100pf	3.3k	1.65 MHz	± 18%				
	5k	1.23 MHz	± 21%				
	10k	711.54 KHz	± 18%				
	100k	75.62 KHz	± 28%				
<u></u>	\sim						
300pf	3.3k	672.78 KHz	± 14%				
	\ \5K	489.49 KHz	± 13%				
\sim	10k	275.73 KHz	± 13%				
	100k	28.12 KHz	± 23%				

The percentage variation indicated here is part to part variation due to normal process distribution. The variation indicated is ± 3 standard deviation from average value.

FIGURE 9.0.5 - TYPICAL Ipd vs VDD WATCHDOG DISABLED 25°C





FIGURE 9.0.6 - TYPICAL Ipd vs VDD WATCHDOG ENABLED 25°C




Preliminary

FIGURE 9.0.8 - MAXIMUM Ipd vs VDD


WATCHDOG ENABLED*

FIGURE 9.0.7 - MAXIMUM Ipd vs VDD WATCHDOG DISABLED



IPD, with watchdog timer enabled, has two components: The leakage current which increases with higher temperature and the operating current of the watchdog timer logic which increases with lower temperature. At -40°C, the latter dominates explaining the apparently anomalous behavior.


FIGURE 9.0.9 - VTH (INPUT THRESHOLD VOLTAGE) OF I/O PINS vs VDD




© 1993 Microchip Technology Incorporated

PIC16C84













FIGURE 9.0.12 - TYPICAL IDD vs FREQ (EXT CLOCK, 25°C)

FIGURE 9.0.13 - MAXIMUM IDD vs FREQ (EXT CLOCK, -40° to +85°C)



Preliminary

FIGURE 9.0.14 - WDT Timer Time-out Period vs VDD






FIGURE 9.0.16 - Transconductance (gm) of LP Oscillator vs VDD









FIGURE 9.0.17 - Transconductance (gm) of XT Oscillator vs VDD



DS30081A - page 52

FIGURE 9.0.18 - IOH vs VOH, VDD = 3V




FIGURE 9.0.20 - IOL vs VOL, VDD = 3V




FIGURE 9.0.19 - IOH vs VOH, VDD = 5V




FIGURE 9.0.21 - IOL vs VOL, VDD = 5V





TABLE 9.0.2 - INPUT CAPACITANCE *

Pin Name	Typical Capacitance (pF)						
Pin Name	18L PDIP	18L SOIC					
RA port	5.0	4.3					
RB port	5.0	4.3					
MCLR	17.0	17.0					
OSC1	4.0	3.5					
OSC2/CLKOUT	4.3	3.5					
RTCC	3.2	2.8					

* All capacitance values are typical at 25°C. A part to part variation of ±25% (three standard deviations) should be taken into account.

10.0 PACKAGING DIAGRAMS AND DIMENSIONS


10.1 18-LEAD PLASTIC DUAL IN-LINE (.300 mil)



Package Group: Plastic Dual In-line (PLA)										
		Millimete	ers	Inches						
Symbol	Min	Max	Notes	Min	Max	Notes				
α	0°	10°		0 °	10°					
Α	_	4.064		_	0.160					
A 1	0.381	_		0.015	_					
A2	3.048	3.810		0.120	0.150					
В	0.356	0.559		0.014	0.022					
B1	1.524	1.524	Typical	0.060	0.060	Typical				
С	0.203	0.381	Typical	0.008	0.015	Typical				
D	22.479	23.495		0.885	0.925					
D1	20.320	20.32	Reference	0.800	0.800	Reference				
E	7.620	8.255		0.300	0.325					
E1	6.096	7.112		0.240	0.280					
e1	2.489	2.591	Typical	0.098	0.102	Typical				
eA	7.620	7.620	Reference	0.300	0.300	Reference				
ев	7.874	9.906		0.310	0.390					
L	3.048	3.556		0.120	0.140					
N	18	18		18	18					
S	0.889			0.035	-					
S1 ·	0.127	_		0.005	-					

PACKAGING DIAGRAMS AND DIMENSIONS (CONT.)

10.2 18-LEAD PLASTIC SURFACE MOUNT (SOIC - WIDE, 300 mil BODY)



Package Group: Plastic SOIC (SO)								
	Millimeters			Inches				
Symbol	Min	Max	Notes	Min	Max	Notes		
α	0°	8 °		0°	8°			
Α	2.3622	2.6416		0.093	0.104			
A ₁	0.1016	0.2997		0.004	0.0118			
В	0.3556	0.4826		0.014	0.019			
С	0.2413	0.3175		0.0095	0.0125			
D	11.3538	11.7348		0.447	0.462			
Е	7.4168	7.5946		0.292	0.299			
е	1.270	1.270	Typical	0.050	0.050	Typical		
Н	10.0076	10.6426		0.394	0.419			
h	0.381	0.762		0.015	0.030			
L	0.4064	1.143		0.016	0.045			
N	18	18		18	18			
СР	_	0.1016		-	0.004			

10.3 PACKAGE MARKING INFORMATION

18L PDIP Example MMMMMMMMMMXXX PIC16C84-MMMMMMMXXXXXXX 10E/P 🟠 AABB CDE 🟠 9305 СВА **18L SOIC** Example MMMMMMMMMM PIC16LC84-MMMMMMMMMM 04I/SO218 🔊 AABB CDE \Delta 9310 CAA Legend: MM...M Microchip part number information XX...X Customer specific information*

	<i>/////////////////////////////////////</i>			
	AA	Year code (last 2 digits of calendar year)		
	BB	Week code (week of January 1 is week '01')		
	С	Facility code of the plant at which wafer is manufactured. C = Chandler, Arizona, U.S.A.		
	D	Mask revision number		
	E	Assembly code of the plant or country of origin in which part was assembled.		
Note:	In the event the full Microchip part number can not be marked on or line, it will be carried over to the next line thus limiting the number of available characters for customer specific information.			

* Standard OTP marking consists of Microchip part number, year code, week code, facility code, mask rev #, and assembly code. For OTP marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

11.0 PROGRAMMING THE PIC16C84

The PIC16C84 is programmed using one of two methods, serial or parallel. The serial mode will allow the PIC16C84 to be programmed while in the users system using only five pins: VDD, Vss, MCLR/VPP, RB6 and RB7. This allows for increased design flexability. The parallel mode will provide faster programming as the data is loaded into the PIC16C84 with a greater throughput. Either mode may be selected at the start of the programming process. The parallel mode is intended for programmers. In either mode, both program and data memory can be programmed. You can get complete programming information in the PIC16C84 programming specification (DS30189).

12.0 DEVELOPMENT SUPPORT

12.1 <u>PICMASTER™: High Performance</u> <u>Universal In-Circuit Emulator System</u>

The PICMASTER Universal In-Circuit Emulator System is intended to provide the product development engineer with a complete microcontroller design tool set for all microcontrollers in the PIC16CXX and PIC17CXX families. This system currently supports the PIC16CR54, PIC16C54, PIC16C55, PIC16C56, PIC16C57, PIC17C42, PIC16C71 and PIC16C84.

Interchangeable target probes allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the PICMASTER allows expansion to support all new PIC16CXX and PIC17CXX microcontrollers.

The Emulator System is designed to operate on low-cost PC compatible machines ranging from 80286-AT class ISA-bus systems through the new 80486 EISA-bus machines. The development software runs in the Microsoft Windows® 3.1 environment, allowing the operator access to a wide range of supporting software and accessories.

Provided with the PICMASTER System is a high performance real-time In-Circuit Emulator, a programmer unit and a macro assembler program.

Coupled with the user's choice of text editor, the system is ready for development of products containing any of Microchip's microcontroller products.

A "Quick Start" PIC Product Sample Pak containing user programmable parts is included for additional convenience.

Microchip provides additional customer support to developers through an Electronic Bulletin Board System (EBBS). Customers have access to the latest updates in software as well as application source code examples. Consult your local sales representative for information on accessing the BBS system.

12.1.1 HOST SYSTEM REQUIREMENTS

The PICMASTER has been designed as a real-time emulation system with advanced features generally found on more expensive development tools. The AT platform and Windows 3.X environment was chosen to best make these features available to you the end user. To properly take advantages of these features, PICMASTER requires installation on a system having the following minimum configuration:

- PC AT compatible machine: 80286, 386SX, 386DX, or 80486 with ISA or EISA Bus.
- EGA, VGA, 8514/A, Hercules graphic card (EGA or higher recommended).
- MSDOS / PCDOS version 3.1 or greater.
- Microsoft Windows® version 3.0 or greater operating in either standard or 386 enhanced mode).
- 1 Mbyte RAM (2 Mbytes recommended).
- One 5.25" floppy disk drive.
- Approximately 10 Mbytes of hard disk (1 Mbyte required for PICMASTER, remainder for Windows 3.X system).
- One 8-bit PC AT (ISA) I/O expansion slot (half size)
- Microsoft® mouse or compatible (highly recommended).

12.1.2 EMULATOR SYSTEM COMPONENTS

The PICMASTER Emulator Universal System consists primarily of 4 major components:

- Host-Interface Card: The PC Host Interface Card connects the emulator system to an IBM PC compatible system. This high-speed parallel interface requires a single half-size standard AT / ISA slot in the host system. A 37-conductor cable connects the interface card to the external Emulator Control Pod.
- Emulator Control Pod: The Emulator Control Pod contains all emulation and control logic common to all microcontroller devices. Emulation memory, trace memory, event and cycle timers, and trace/breakpoint logic are contained here. The Pod controls and interfaces to an interchangeable target-specific emulator probe via a 14" precision ribbon cable.
- **Target-specific Emulator Probe:** A probe specific to microcontroller family to be emulated is installed on the ribbon cable coming from the control pod. This probe configures the universal system for emulation of a specific microcontroller.
- PC Host Emulation Control Software: Host software necessary to control and provide a working user interface is the last major component of the system. The emulation software runs in the Windows 3.X environment, and provides the user with full display, alter, and control of the system under emulation. The Control Software is also universal to all microcontroller families.

The Windows 3.X System is a multitasking operating system which will allows the developer to take full advantage of the many powerful features and functions of the PICMASTER system.

PICMASTER emulation can operate in one window, while a text editor is running in a second window. Dynamic Data Exchange (DDE), a feature of Windows 3.X, will be available in this and future versions of the software. DDE allows data to be dynamically transferred between two or more Windows programs. With this feature, data collected with PICMASTER can be automatically transferred to a spreadsheet or database program for further analysis.

Under Windows 3.X, two or more PICMASTER emulators can run simultaneously on the same PC making development of multi-microcontroller systems possible (e.g., a system containing a PIC16Cxx processor and a PIC17Cxx processor).



FIGURE 12.1.1 - PICMASTER

FIGURE 12.1.2 - PICMASTER SYSTEM CONFIGURATION





FIGURE 12.1.3 - PICMASTER TYPICAL SCREEN



12.2 PICALC Cross-Assembler

The PIC Cross Assembler PICALC is a PC hosted software development tool supporting the PIC16C5X and PIC16CXX series microcontrollers. PICALC offers a full featured **Macro and Conditional assembly** capability. PICALC supports "include" file facility for modular code development. It generates various object code formats including several Hex formats to support Microchip's proprietary development tools as well as third party tools. Also supports Hex (default), Decimal and Octal Source and listing formats. An assembler users manual is available for detailed support.

12.3 PRO MASTERTM

The PRO MASTER programmer is a production quality programmer capable of operating in stand alone mode as well as PC-hosted mode.

The PRO MASTER has programmable VDD and VPP supplies which allows it to verify the PIC at VDD min and VDD max for maximum reliability . It has an LCD display for displaying error messages, keys to enter commands and a modular detachable socket assembly to support various package types. In stand alone mode the PRO MASTER can read, verify or program a part. It can also set fuse configuration and code-protect in this mode. It's EEPROM memory holds data and parametric information even when powered down. It is ideal for low to moderate volume production.

In PC-hosted mode, the PRO MASTER connects to the PC via one of the COM (RS232) ports. A PC based userinterface software makes using the programmer simple and efficient. The user interface is full-screen and menubased. Full screen display and editing of data, easy selection of fuse configuration and part type, easy selection of VDD min, VDD max and VPP levels, load and store to and from disk files (intel hex format) are some of the features of the software. Essential commands such as read, verify, program, blank check can be issued from the screen. Additionally, serial programming support is possible where each part is programmed with a different serial number, sequential or random.

The PRO MASTER has a modular "programming socket module". Different socket modules are required for different processor types and/or package types. It is planned that the PRO MASTER will support all current and future PIC16CXX and PIC17CXX processors. Currently socket modules are available for the PIC16C54, PIC16C55, PIC16C56, PIC16C57, PIC17C42, PIC16C71 and the PIC16C84.

APPENDIX A

The following are the list of modifications over the PIC16C5X microcontroller family:

- Instruction word length is increased to 14 bit. This allows larger page sizes both in program memory (2K now as opposed to 512 before) and register file (128 bytes now versus 32 bytes before).
- 2. A PC high latch register (PCLATH) is added to handle program memory paging. PA2, PA1, PA0 bits are removed from status register.
- 3. Data memory paging is redefined slightly. Status register is modified.
- 4. Four new instructions have been added: RETURN, RETFIE, ADDLW, and SUBLW.

Two instructions TRIS and OPTION are being phased out although they are kept for compatibility with PIC16C5X.

- 5. OPTION and TRIS registers are made addressible.
- 6. Interrupt capability is added. Interrupt vector is at 0004h.
- 7. Stack size is increased to 8 deep.
- 8. Reset vector is changed to 0000h.
- 9. Reset of all registers is revisited. Five different reset (and wake-up) types are recognized. Registers are reset differently.
- 10. Wake up from SLEEP through interrupt is added.
- 11. Two separate timers oscillator start-up timer (OST) and power-up timer (PWRT) are included for more reliable power-up. These timers are invoked selectively to avoid unnecessary delays on power-up and wake-up.
- 12. PortB has weak pull-ups and interrupt on change feature.
- 13. RTCC pin is also a port pin (RA4) now.
- 14. Location 07h (PortC) is unimplemented and not a general purpose register.
- 15. FSR is made a full eight bit register.
- 16. "In system programming" is made possible. The user can program the PIC16C84 using only five pins: VDD, VSS, MCLR/VPP, RB6 (clock) and RB7 (data in/out).

APPENDIX B

To convert code written for PIC16C5X to PIC16C84, the user should take the following steps:

- 1. Remove any program memory page select operations (PA2, PA1, PA0 bits) for CALL, GOTO.
- 2. Revisit any computed jump operations (write to PC or add to PC, etc.) to make sure page bits are set properly under the new scheme.
- 3. Eliminate any data memory page switching. Redefine data variables to reallocate them.
- 4. Verify all writes to STATUS, OPTION, and FSR registers since these have changed.
- 5. Change reset vector to 0000h.
- 6. Note that location 07h is an unimplemented data memory location.

PIC16C84

Index

Absolute maximum ratings		
AC characteristics	43,	44
Addressing modes	7	7, 8
ALU		11
Architectural overview		5
Brown-out protection		
Carry		
Characteristic graphs/tables	۰۰۰۰۵, 47.	-54
Clocking		
Code protection		
Compatibility with PIC16C5X		
Configuration fuses		
DC characteristics		
Development support		
EECON1		
EECON2		
EEPROM data memory		
Electrical characteristics		39
Features		1
ID locations		26
Instruction cycle		6
Instruction set		
Interrupt		
Introduction		
OPTION register		
Oscillator		
Oscillator start-up timer		
Packaging diagrams		
PD bit		
Pinout		
PIC16C84 block diagram		
Port A		
Port B		
Power-down		
Power-on reset		
Power-up timer		
Program counter		7
Program memory		6
Programming information		.58
QTP		
Register file		
Reset		
RTCC		
SLEEP		
Stack		
Status register		
SQTP		
TO bit	· ·	
Watchdog timer		
W register		.11

-


Products supported by a preliminary Data Sheet may possibly have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

- 1. Your local Microchip sales office (see last page of Data Sheet for listing)
- 2. The Microchip Corporate Literature Center U.S. FAX: (602) 786-7277
- 3. The Microchip's PIC Bulletin Board, via your local Compuserve number (Compuserve membership NOT required). See Microchip's Bulletin Board User's document (literature # DS30128B).

Please specify which PIC device, revision of silicon and Data Sheet (include Literature #) you are using.

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.



Microchip Technology Incorporated

JAPAN

Microchip Technology International Inc. Shinyokohama Gotoh Bldg. 8F, 3-22-4 Shinyokohama, Kohoku-Ku, Yokohama-Shi Kanagawa 222 Japan Tel: 45/471-6166 Fax: 45/471-6122

EUROPE

United Kingdom

Arizona Microchip Technology LTD. Unit 3, Meadow Bank, Furlong Road Bourne End, Bucks SL8 5AJ Tel: 62-885-1077 Fax: 62-885-0178

Germany

Arizona Microchip Technology GMBH Alte Landstrasse 12-14 D-8012 Ottobrunn, Germany Tel: 089 609 6072 Fax: 089 609 1997

France

Arizona Microchip Technology SARL 2, Rue Du Buisson aux Fraises F-91300 Massy, France Tel: 1 69 30 90 90 Fax: 1 69 30 90 79

UNITED STATES

Corporate Office

Microchip Technology Inc. 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 602 786-7200 Fax: 602 899-9210

North-East Region

Microchip Technology Inc. Five The Mountain Road, Suite 120 Framingham, MA 01701 Tel: 508 820-3334 Fax: 508 820-4326

Mid-Atlantic Region

Microchip Technology Inc. 150 Motor Parkway, Suite 416 Hauppauge, NY 11788 Tel: 516 273-5305 Fax: 516 273-5335



Printed in USA © 9301

South-East Region

Microchip Technology Inc. 1521 Johnson Ferry Road NE, Suite 170 Marietta, GA 30062 Tel: 404 509-8800 Fax: 404 509-8600

North-Central Region

Microchip Technology Inc. 665 Tollgate Road, Unit C Elgin, IL 60123-9312 Tel: 708 741-0171 Fax: 708 741-0638

South-Central Region

Microchip Technology Inc. 17480 N Dallas Parkway, Suite 114 Dallas, TX 75287 Tel: 214 733-0391 Fax: 214 250-4631

North-West Region

Microchip Technology Inc. 2107 N First Street, Suite 410 San Jose, CA 95131 Tel: 408 436-7950 Fax: 408 436-7955

South-West Region

Microchip Technology Inc. 1411 W 190th Street, Suite 230 Gardena, CA 90248-4307 Tel: 310 323-1888 Fax: 310 323-1424

"Information contained in this publication regarding device applications and the like is intended by way of suggestion only. No representation or warranty is given and no liability is assumed by Microchip Technology Inc. with respect to the accuracy or use of such information. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. The Microchip logo and name is a registered trademark of Microchip Technology Incorporated. All rights reserved."

Preliminary