# intel


# 82720 GRAPHICS DISPLAY CONTROLLER

- Displays Low-to-High Resolution Images
- Draws Characters, Points, Lines, Arcs, and Rectangles
- Supports Monochrome, Gray Scale, or Color Displays
- Zooms, Pans and Windows Through a 4 Mpixel Display Memory
- Extremely Flexible Programmable Screen Display, Blanking, and Sync Formats
- Compatible with Intel's Microprocessor Families
- High-Level Commands Off Load Host Processor from Bit Map Loading and Screen Refresh Tasks
- Supports Graphics, Character, and Mixed Display Modes

### FUNCTIONAL DESCRIPTION

#### Introduction

The 82720 Graphics Display Controller (GDC) is an intelligent microprocessor peripheral designed to drive highperformance raster-scan computer graphics and character CRT displays. Positioned between the video display memory and Intel microprocessor bus, the GDC performs the tasks needed to generate the raster display and manage the display memory. Processor software overhead is minimized by the GDC's sophisticated instruction set, graphics figure drawing, and DMA transfer capabilities. The display memory directly supported by the GDC can be configured in any number of formats and sizes up to 256K 16-bit words. The display can be zoomed and partitioned screen areas can be independently scrolled and panned. With its light pen input and multiple controller capability, the GDC is ideal for most computer graphics applications. Systems implemented with the GDC can be designed to be compatible with standards such as VDI, NAPLPS, GKS, Core, or custom implementations.



Intel Corporation Assumed No Responsibility for the Use of Any Circuitry Other Than Circuitry Embodied in an Intel Product. No Other Circuit Patent Licenses are Implied. Information contained herein supersedes previously published specifications on these devices from Intel.

Table	1.	Pin	Description

		<b></b>	
Symbol	Pin No.	Туре	Name and Description
2XWCLK	1	1	Clock Input
DBIN	2	0	Display Bus Input: Read strobe output used to read display memory data into the GDC.
HSYNC	3	0	Horizontal Sync: Output used to initiate the horizontal retrace of the CRT display.
V/EXT SYNC	4	I/O	Vertical Sync: Output used to initiate the vertical retrace of the CRT display. In slave mode, this pin is an input used to synchronize the GDC with the master raster timing device.
BLANK	5	0	Blank: Output used to suppress the video signal.
RAS (ALE)	6	0	Row Address Strobe (Address Latch Enable): Output used to start the control timing chain when used with dynamic RAMs. When used with static RAMs, this signal is used to demultiplex the display address/data bus.
DRQ	7	0	<b>DMA Request:</b> Output used to request a DMA transfer from a DMA controller (8237) or I/O processor (8089).
DACK	8	I	DMA Acknowledge: Input used to acknowledge a DMA transfer from a DMA controller or I/O processor.
RD	9	1	Read: Input used to strobe GDC Data into the microprocessor.
WR	10	1	Write: Input used to strobe microprocessor data into the GDC.
A0	11	i	Register Address: Input used to select between commands and data read or written.
DB0	12	ı/O	Bidirectional Microprocessor Data Bus Line: Input enabled by WR. Output enabled by RD.
DB1 DB2 DB3 DB4 DB5 DB6 DB7	13 14 15 16 17 18 19		
GND	20		Ground.
	40		+ 5V Power Supply
V <sub>CC</sub> A <sub>17</sub>	39	0	Graphics Mode: Display Address Bit 17 Output Character Mode: Cursor and Line Counter Bit 4 Output Mixed Mode: Cursor and Image Mode Flag
A <sub>16</sub>	38	0	Graphics Mode: Display Address Bit 16 Output Character Mode: Line Counter Bit 3 Output Mixed Mode: Attribute Blink and Line Counter Reset
AD <sub>15</sub> AD <sub>14</sub> AD <sub>13</sub>	37 36 35	I/O	Graphics Mode: Display Address/Data Bits 13–15 Character Mode: Line Counter Bits 0–2 Output Mixed Mode: Display Address/Data Bits 13–15
AD <sub>12</sub> AD <sub>11</sub> AD <sub>10</sub> AD <sub>9</sub> AD <sub>8</sub> AD <sub>7</sub> AD <sub>6</sub> AD <sub>5</sub> AD <sub>4</sub> AD <sub>3</sub> AD <sub>2</sub> AD <sub>1</sub> AD <sub>0</sub> LPEN	34 33 32 31 30 29 28 27 26 25 24 23 22 22	1/0	Display Address/Data Bits 0–12
LPEN	21		Light Pen Detect Input

### FUNCTIONAL DESCRIPTION (Continued)

#### **Microprocessor Bus Interface**

Control of the GDC by the system microprocessor is achieved through an 8-bit bidirectional interface. The status register is readable at any time. Access to the FIFO buffer is coordinated through flags in the status register.

### **Command Processor**

The contents of the FIFO are interpreted by the command processor. The command bytes are decoded, and the succeeding parameters are distributed to their proper destinations within the GDC. The bus interface has priority over the command processor when both access the FIFO simultaneously.

### **DMA** Control

The DMA Control circuitry in the GDC coordinates data transfers when using an external DMA controller. The DMA Request and Acknowledge handshake lines interface with an 8257 or 8237 DMA controller or 8089 I/O processor, so that display data can be moved between the microprocessor memory and the display memory.

### Parameter RAM

The 16-byte RAM stores parameters that are used repetitively during the display and drawing processes. In character mode, the RAM holds the partitioned display area parameters. In graphics mode, the RAM also holds the drawing pattern and graphics character.

### Video Sync Generator

Based on the clock input, the sync logic generates the raster timing signals for almost any interlaced, non-interlaced, or "repeat field" interlaced video format. The generator is programmed during the idle period following a reset. In video sync slave mode, it coordinates timing between the GDC and another video source.

### **Memory Timing Generator**

The memory timing circuitry provides two memory cycle types: a two-clock period refresh cycle and the read-modify-write (RMW) cycle which takes four clock periods. The memory control signals needed to drive the display memory devices are easily generated from the GDC's RAS(ALE) and DBIN outputs.

### Zoom and Pan Controller

Based on the programmable zoom display factor and the display area parameters in the parameter RAM, the zoom and pan controller determines when to advance to the next memory address for display refresh and when to go on to the next display area. A horizontal zoom is produced by slowing down the display refresh rate while maintaining the video sync rates. Vertical zoom is accomplished by repeatedly accessing each line a number of times equal to the horizontal repeat. Once the line count for a display area is exhausted, the controller accesses the starting address and line count of the next display area from the parameter RAM. The system microprocessor, by modifying a display area starting address, allows panning in any direction, independent of the other display areas.

### **Drawing Processor**

The drawing processor contains the logic necessary to calculate the addresses and positions of the pixels of the various graphics figures. Given a starting point and the appropriate drawing parameters, the drawing processor needs no further assistance to complete the figure drawing.

### **Display Memory Controller**

The display memory controller's tasks are numerous. Its primary purpose is to multiplex the address and data information in and out of the display memory. It also contains the 16-bit logic units used to modify the display memory contents during RMW cycles, the character mode line counter, and the refresh counter for dynamic RAMs. The memory controller apportions the video field time between the various types of cycles.

### Light Pen Debouncer

Only if two rising edges on the light pen input occur at the same point during successive video fields are the pulses accepted as a valid light pen detection. A status bit indicates to the system microprocessor that the light pen register contains a valid address.

### System Operation

The GDC is designed to work with Intel microprocessors to implement high-performance computer graphics systems. System efficiency is maximized through partitioning and a pipelined architecture. At the lowest level, the GDC generates the basic video raster timing, including sync and blanking signals. Partitioned areas on the screen and zooming are also accomplished at this level. At the next level, video display memory is modified during the figure drawing operations and data moves. Third, display memory address are calculated pixel by pixel as drawing progresses. Outside the GDC at the next level, preliminary calculations are done to prepare drawing parameters. At the fifth level, the picture must be represented as a list of graphics figures drawable by the GDC. Finally, this representation must be manipulated, stored and communicated. The GDC takes care of the high-speed and repetitive tasks required to implement graphics systems.

### **GENERAL OVERVIEW**

In order to minimize system bus loading, the 82720 uses a private video memory for storage of the video image. Up to 512K bytes of video memory can be directly supported. For example, this is sufficient capacity to store a 2048  $\times$  2048 pixel  $\times$  1 bit image. Images can be generated on the screen by:

- -Drawing Commands
- -Program-Controlled Transfers
- -DMA Transfers from System Memory

The 82720 can be configured to support a wide variety of graphics applications. It can support:

- -High Dot Rates
- -Color Planes
- -Horizontal Split Screen
- -Character-oriented Displays
- -Multiplexed Graphic and Character Display

#### **GRAPHIC DISPLAY CONFIGURATIONS**

The 82720 provides the flexibility to handle a wide variety of graphic applications. This flexibility results from having its own private video memory for storage of the graphics image. The organization of this memory determines the performance, the number of bits/pixel and the size of the display. Several different video memory organizations are examined in the following paragraphs.

In the simplest 82720 system, the memory can store up to a 2048  $\times$  2048  $\times$  1 bit image. It can display a 1024  $\times$  1024  $\times$  1 bit section of the image at a maximum dot rate of 44 MHz, or 88 MHz in wide mode. In this configuration, only 1 bit/pixel is used.

By partitioning the memory into multiple banks, color, gray scale and higher bandwidth displays can be supported. By adding various amounts of external logic, many cost/performance tradeoffs for both display and drawing are realizable.

The video memory can be partitioned into 4 banks, each 1024 x 1024 bits. By selecting all 4 memory banks during display, 4 bits/pixel can be provided by a single 82720. Each bank of video memory contributes 1 bit to each pixel. This configuration can support color monitors, again with a maximum dot shift rate of 44 or 88 MHz.

Higher performance may be achieved by using multiple 82720s. Multiple 82720s can be used to support multiple display windows, increased drawing speed, or increased bits per pixel. For display windows, each 82720 controls one window of the display. For increased drawing speed, multiple 82720s are operated in parallel. For increased bits/pixel, each 82720 contributes a portion of the number of bits necessary for a pixel.

#### **CHARACTER DISPLAY CONFIGURATION**

Although the 82720 is intended primarily for rasterscan graphics, it can be used as a character display controller. The 82720 can support up to 8K by 13 bits of private video memory in this configuration (1 character = 13 bits). This is sufficient memory to store 4 screens of data containing 25 rows by 80 characters. The 82720 can display up to 256 characters per row. Smooth vertical scrolling of each of 4 independent display partitions is also supported.

#### MIXED DISPLAY CONFIGURATION

The GDC can support a mixed display system for both graphic and character information. This capability allows the display screen to be partitioned between graphic and character data. It is possible to switch between one graphic display window and one character display window with raster line resolution. A maximum of 256K bytes of video memory is supported in this mode: half is for graphic data, half is for character data. In graphic mode, a one megapixel image can be stored and displayed. In character mode, 64K, 16-bit characters can be stored.

### **DETAILED OPERATIONAL DESCRIPTION**

The GDC can be used in one of three basic modes —Graphics Mode, Character Mode and Mixed Mode. This section of the data sheet describes the following for each mode:

- 1. Memory organization
- 2. Display timing
- 3. Special Display functions
- 4. Drawing and writing

#### **Graphics Mode Memory Organization**

The Display Memory is organized into 16-bit words (32-bit words in wide mode). Since the display memory can be larger than the CRT display itself, two width parameters must be specified: display memory width and display width. The Display width (in words) is selected by a parameter of the Reset command. The Display memory width (in words) is selected by a parameter of the Pitch command. The height of the Display memory can be larger than the display itself. The height of the Display is selected by a parameter of the Reset command. The height of the Display is selected by a parameter of the Reset command. The height of the Display is selected by a parameter of the Reset command. The GDC can directly address up to 4Mbits (0.5Mbytes) of display RAM in graphics mode.

#### **Graphics Mode Display Timing**

All raster blanking and display timings of the GDC are a function of the input clock frequency. Sixteen or 32 bits of data are read from the RAM and loaded into a shift register in each two clock period display cycle. The Address and Data busses of the GDC are multiplexed. In the first part of the cycle, the address of the word to be read is latched into an external demultiplexer. In the second part of the cycle the data is read from the RAM and loaded into the shift register. Since all 16 (32) bits of data are to be displayed, the dot clock is 8 × (16 ×) the GDC clock or 16 × (32 ×) the Read cycle rate.

Parameters of the Reset or Sync command determine the horizontal and vertical front porch, sync pulse, and back porch timings. Horizontal parameters are specified as multiples of the display cycle time, and vertical parameters as a multiple of the line time.

Another Reset command parameter selects interlaced or non-interlaced mode. A bit in the parameter RAM can define Wide Display Mode. In this mode, while data is being sent to the screen, the display address counter is incremented by two rather than one. This allows the display memory to be configured to deliver 32 bits from each display read cycle.

The V Sync command specifies whether the V Sync Pin is an input or an output. If the V Sync Pin is an output, the GDC generates the raster timing for the display and other CRT controllers can be synchronized to it. If the V Sync pin is an input, the GDC can be synchronized to any external vertical Sync signal.

#### **Graphics Mode Special Display Functions:**

#### WINDOWING

The GDC's Graphics Mode Display can be divided into two windows on the screen, upper and lower. The windows are defined by parameters written into the GDC's parameter RAM. Each window is specified by a starting address and a window length in lines. If the second window is not used, the first window parameters should be specified to be the same as the active display length.

#### ZOOMING

A parameter of the GDC's zoom command allows zooming by effectively increasing the size of the dots on the screen. This is accomplished vertically by repeating the same display line. The number of times it is repeated is determined by the display zoom factor parameter. Horizontally, zoom is accomplished by extending each display word cycle and displaying fewer words per line, according to the zoom factor. It is the responsibility of the microprocessor controlling the GDC to provide the shift register clock circuitry with the zoom factor required to slow down the shift registers to the appropriate speed. The frequency of the 2XWCLK should not be changed. The zoom factor must be set to a known state upon initialization.

#### PANNING

Panning is accomplished by changing the starting address of the display window. In this way, panning is possible in any direction, vertically on a line by line basis and horizontally on a word by word basis.

#### **Graphics Mode Drawing and Writing**

The GDC can draw solid or patterned lines, arcs, circles, rectangles, slanted rectangles, characters, slanted characters, filled rectangles. Direct access to the bit map is also provided via the DMA Commands and the Read or Write data commands.

#### MEMORY MODIFICATION

All drawing and writing functions take place at the location in the display RAM specified by the cursor. The cursor is not displayed in Graphics Mode. The cursor location is modified by the execution of drawing, reading or writing commands. The cursor will move to the bit following the last bit accessed.

Each bit is drawn by executing a Read-Modify-Write cycle on the display RAM. These R/M/W cycles normally require four 2XWCLK cycles to execute. If the display zoom factor is greater than two, each R/M/W cycle will be extended to the width of a display cycle. Write Data (WDAT), Read Data (RDAT), DMA write (DMAW) and DMA read (DMAR) commands can be used to examine or modify one to 16 bits in each word during each R/M/W cycle. All other graphics drawing commands modify one bit per R/M/W cycle.

An internal 16-bit Mask register determines which bit(s) in the accessed word are to be modified. A one in the Mask register allows the corresponding bit in the display RAM to be modified by the R/M/W cycle. A zero in the Mask register prevents the GDC from modifying the corresponding bit in the display RAM.

The mask must be set by the Mask Command prior to issuing the WDAT or DMAW command. The Mask register is automatically set by the CURS command and manipulated by the graphics commands.

The display RAM bits can be modified in one of four ways. They can be set to 1, reset to 0, complemented or replaced by a pattern.

When replace by a pattern mode is selected, lines, arcs and rectangles will be drawn using the 16-bit pattern in parameter RAM bytes 8 and 9.

In set, reset, or complement mode, parameter RAM bytes 8 and 9 act as another level of masking for line arc and rectangle drawing. As each 16-bit segment of the line or arc is drawn, it is checked against the pattern in the parameter RAM. If the pattern RAM bit is a one, the display RAM bit will be set, reset, or complemented per the proper modes. If the pattern RAM bit is a zero, the display RAM bit won't be modified.

When replace by pattern mode is selected, the graphics character and fill commands will cause the 8 x 8 pattern in parameter RAM bytes 8 to 15 to be written directly into the display RAM in the appropriate locations.

In set, reset, or complement mode, the 8 x 8 pattern in parameter RAM bytes 8 to 15 act as a mask pattern for graphics character or fill commands. If the appropriate parameter RAM bit is set, the display RAM bit will be modified. If the parameter RAM bit is zero, the display RAM bit will not be modified. These modes are selected by issuing a WDAT command without parameters before issuing graphics commands. The pattern in the parameter RAM has no effect on WDAT, RDAT, DMAW, or DMAR operations.

#### **READING AND DRAWING COMMANDS**

After the modification mode has been set and the parameter RAM has been loaded, the final drawing parameters are loaded via the figure specify (FIGS) command. The first parameter specifies the direction in which drawing will occur and the figure type to be drawn. This parameter is followed by one to five more parameters depending on the type of character to be drawn.

The direction parameter specifies one of eight octants in which the drawing or reading will occur. The effect of drawing direction on the various figure types is shown in Figure 9.

RDAT, WDAT, DMAR, and DMAW Operations move through the Display memory as shown in the "DMA" Column.

The other parameters required to set up figure reading or drawing are shown in Figure 3.

DRAWING TYPE	DC	D	D2	D1	DM
INITIAL VALUE*	0	8	8	- 1	- 1
LINE	$ \Delta \mathbf{I} $	$2 \Delta D  -  \Delta I $	$2( \Delta \mathbf{D}  -  \Delta \mathbf{I} )$	$2 \Delta D $	-
ARC**	rsin ¢1	r-1	2(r – 1)	- 1	rsin θ1
RECTANGLE	3	A-1	B – 1	- 1	A - 1
AREA FILL	B-1	Α	A	-	
GRAPHIC CHARACTER***	B-1	A	A	-	-
WRITE DATA	W – 1	_	-	-	-
DMAW	D – 1	C-1	-	-	-
DMAR	D – 1	C-2	(C – 2)/2†	-	-
READ DATA	w	-	-	-	-
<ul> <li>AREA FILLING IN WHICH B AND A ≤6. IF A = 8 THERE IS NO NEED TO LOAD D AND D2.</li> <li>WHERE:         <ul> <li>-1 = ALL ONES VALUE.</li> </ul> </li> <li>ALL ONES VALUE.</li> <li>ALL ONES VALUE.</li> </ul> <li>ALL NORS VALUE.</li> <li>ALL ONES VALUE.</li> <li>ALL ONES VALUE.</li> <li>- = NO PARAMETER BYTES SENT TO GDC FOR THIS PARAMETER.</li> <li>- = NO PARAMETER BYTES SENT TO GDC FOR THIS PARAMETER.</li> <li>- = NO PARAMETER BYTES SENT TO GDC FOR THIS PARAMETER.</li> <li>- = NO PARAMETER BYTES SENT TO GDC FOR THIS PARAMETER.</li> <li>- = NO UBS OF CURVATURE. IN PIXELS.</li> <li>Φ = ANGLE FROM MAJOR AXIS TO END OF THE ARC. Φ ≤45°.</li> <li>+ ROUND DY TO THE NEXT HIGHER INTEGER.</li> <li>A NUMBER OF PIXELS IN THE INITIALLY SPECIFIED DIRECTION.</li> <li>B = NUMBER OF PIXELS IN THE INITIALLY SPECIFIED DIRECTION.</li> <li>C = NUMBER OF FORDS TO BE ACCESSED.</li> <li>C = NUMBER OF WORDS TO BE ACCESSED.</li> <li>C = NUMBER OF WORDS TO BE ACCESSED.</li> <li>C = NUMBER OF THE IS SLECTED.</li> <li>D = NUMBER OF THE IS SLECTED.</li> <li>D = NUMBER OF THE ISSEL ST AN THE DIRECTION.</li> <li>TRANSFER MODE IS SELECTED.</li> <li>D = NUMBER OF THE INST TO BE TARASFERRED IN THE INITIALLY SPECIFIED DIRECTION.</li> <li>C = NUMBER OF THE INST TO BE ACCESSED.</li> <li>C = NUMBER OF THE INST TO BE ACCESSED.</li> <li>D = NUMBER OF THE INST TO BE ACCESSED.</li> <li>D = NUMBER OF THE INST THE INITIALLY SPECIFIED DIRECTION.</li> <li>D = NUMBER OF THE INST THE INITIALLY SPECIFIED DIRECTION.</li> <li>D = NUMBER OF NORDS TO BE ACCESSED.</li> <li>D = NUMBER OF THE INTERLY SPECIFIED DIRECTION.</li>					

Figure 3. Drawing Parameter Details

After the parameters have been set, line, arc, circle, rectangle or slanted rectangle drawing operations are initiated by the Figure Draw (FIGD) command. Character, slanted character, area fill and slanted area fill drawing operations are initiated by the Graphics Character Draw (GCHRD) command. DMA transfers are initiated by the DMA Read or Write (DMAR or DMAW) commands. Data Read Operations are initiated by the Read Data (RDAT) Command. Data Write Operations are initiated by writing a parameter after the WDAT command.

The area fill operation steps and repeats the  $8 \times 8$  graphics character pattern draw operation to fill a rectangular area. If the size of the rectangle is not an integral number of  $8 \times 8$  pixels, the GDC will automatically truncate the pattern at the edges furthest from the starting point.

The Graphics Character Drawing capability can be modified by the Graphics Character Write Zoom Factor (GCHR) parameter of the zoom command. The zoom write factor may be set from 1 to 16 (by using from 0 to 15 in the parameter). Each dot will be repeated in memory horizontally and vertically (adjusted for drawing direction) the number of times specified by the zoom factor.

The WDAT command can be used to rapidly fill large areas in memory with the same value. The mask is set to all 1's, and the least significant bit of the WDAT parameter replaces all bits of each word written.

### **Character Mode Memory Organization**

In character mode, the Display memory is organized into up to 8K characters of up to 13 bits each. Wide mode is also available for characters of up to 26 bits.

The display memory can be larger than the display itself. The display width (in characters) is a parameter of the reset command. The display memory width (in characters) is a parameter of the Pitch Command. The height of the display (in lines) is a parameter of the Reset Command. The display memory height is determined by dividing the number of display memory words by the pitch.

In character mode, the display works almost exactly as it does in graphics mode. The differences lie in the fact that data read from the display RAM is used to drive a character generator as well as attribute logic if desired. In Character mode, address bits 13–16 become line counter outputs used to select the proper line of the character generator, and the address 17 output becomes the cursor and line counter MSB output.

### **Character Mode Display Timing**

In character mode, the display timing works as it does in graphics mode. In addition, the Address 17 output becomes cursor output. The characteristics of the cursor are defined by parameters of the cursor and Character Characteristics (CCHAR) command. One bit allows the cursor output to be enabled or disabled. The height of the cursor is programmable by selecting the top and bottom line between which the cursor will appear. The blink rate is also programmable. The parameter selects the number of frame times that the cursor will be inactive and active, resulting in a 50% duty cycle cursor blinking at 2 × the period specified by the parameter.

The cursor output pin also provides the line counter bit 4 signal, which is valid 10 clocks after the trailing edge of HSYNC.

### Character Mode Special Display Functions

#### WINDOWING

The GDC's Character Mode display can be partitioned into one to four windows on the screen. The windows are defined by parameters written into the GDC's Parameter RAM. Each window is specified by a starting address and a window length in lines.

If windowing is not required, the first window length should be specified to be the same as the active display length.

#### ZOOMING AND PANNING

In character mode, zooming and pan handling commands function the same way as in Graphics Mode.

#### **Character Mode Drawing and Writing**

The GDC can read or write characters of up to 13 bits into or out of the Display RAM.

All reading and writing functions take place at the display RAM location specified by the cursor. The cursor location can be read by issuing the CURD command. The cursor can be moved anywhere within the display memory by the CURS command. The cursor location is also modified by the execution of character read or write commands.

Each character is written or read via a Read/Modify/Write cycle. The mask register contents determine which bit(s) in the character are modified. The mask register can be used to change character codes without modifying attribute bits or vice-versa. The Replace with pattern, Set, Reset and Complement modes work exactly as they do in graphics mode, with the exception that the parameter RAM Pattern is not used. The pattern used is a parameter of the WDAT command.

The Figure Specify (FIGS) command must be set to Character Display mode, as well as specify the direction the cursor will be moved by read or write data commands.

In character mode, the FIGD and GCHRD commands are not used.

### **Mixed Mode Memory Organization**

In mixed mode, the display memory is organized into two banks of up to 64K words of 16 bits each (32 bits in wide mode).

The display height and width are programmable by the same Reset or Sync command parameters as in the graphics and character modes. The display memory width (in words) is a parameter of the Pitch Command and the height of the display memory is determined by dividing the number of display memory words by the pitch.

An image mode signal is used to switch the external circuitry between graphics and character modes in two display windows.

In a graphics window, the GDC works as it does in pure graphics mode, but on a smaller total memory space (64K words vs 512K words).

In a character window, the GDC works as it does in pure character mode, but the line counter must be implemented externally. The counter is clocked by the horizontal sync pulse and reset by a signal supplied by the GDC.

In mixed mode, the GDC provides both a cursor and an attribute blink timing signal.

### **Mixed Mode Display Timing**

In mixed mode, each word in a graphic area is accessed twice in succession. The AW parameter of the Reset or Sync command should be set to twice its normal value, and the video shift register load signal must be suppressed during the extra access cycle.

In addition, A16 becomes a Multiplexed Attribute and Clear Line Counter signal and A17 becomes a multiplexed cursor and image mode signal. A16 provides an active high line counter reset signal which is valid 10 clocks after the trailing edge of HSYNC. During the active display line time, A16 provides blink timing for external attribute circuitry. This signal blinks at 1/2 the blink rate of the cursor with a 75% on, 25% off duty cycle. A17 provides a signal which selects between graphics or character display, which is also valid 10 clocks after the trailing edge of HSYNC. During the active display time, A17 provides the cursor signal. The cursor timing and characteristics are defined in exactly the same way as in pure character mode.

### **Mixed Mode Special Display Functions**

#### WINDOWING

The GDC supports two display windows in mixed mode. They can independently be programmed into either graphics or character mode determined by the state of two bits in the parameter RAM. The window location in display memory and size are also determined by parameters in the parameter RAM.

#### ZOOMING AND PANNING

In mixed mode, zooming and panning commands function the same as in graphics and character mode.

#### Mixed Mode Drawing and Writing

In mixed mode, the GDC can write or draw in exactly the same ways as in both graphics and character modes. In addition, the FIGS command has a parameter GD (Graphics Drawing Flag) which sets the image mode signal to select the proper RAM bank.

#### **DEVICE PROGRAMMING**

The GDC occupies two addresses on the system microprocessor bus through which the GDC's status register and FIFO are accessed. Commands and parameters are written into the GDC FIFO and are differentiated by address bit A0. The status register or the FIFO can be read as selected by the address line.

A0	READ	WRITE
	STATUS REGISTER	PARAMETER INTO FIFO
•		
	FIFO READ	COMMAND INTO FIFO
1		

Figure 4. GDC Microprocessor Bus Interface Registers

Commands to the GDC take the form of a command byte followed by a series of parameter bytes as needed for specifying the details of the command. The command processor decodes the commands, unpacks the parameters, loads them into the appropriate registers within the GDC and initiates the required operations.

The commands available in the GDC can be organized into five categories as described in figure 5.

	OL COMMANDS
1. RESET	RESETS THE GDC TO ITS IDLE STATE.
2. SYNC:	SPECIFIES THE VIDEO DISPLAY FORMAT.
3. VSYNC	SELECTS MASTER OR SLAVE VIDEO
	SYNCHRONIZATION MODE
4. CCHAR	: SPECIFIES THE CURSOR AND CHARACTER ROW
	HEIGHTS.
DISPLAY CON	TROL COMMANDS
1. START:	
2. BCTRL	
L. DOTTL	THE DISPLAY.
3. ZOOM:	
J. 200m.	GRAPHICS CHARACTERS WRITING.
4. CURS:	
4. 00110.	MEMORY.
5. PRAM:	
0. 1 104.00.	THE DISPLAY AREAS AND SPECIFIES THE EIGHT
	BYTES FOR THE GRAPHICS CHARACTER.
6. PITCH:	
0. 111011.	DISPLAY MEMORY.
DRAWING CO	NTROL COMMANDS
1. WDAT:	
I. WDAT:	MEMORY.
2. MASK:	
3. FIGS:	
3. FIGS:	PROCESSOR.
4. FIGD:	
5. GCHRD	
5. GUNKL	. DRAWS THE GRAPHICS CHARACTER INTO DISPLAT
	A READ COMMANDS
1. RDAT:	READS DATA WORDS OR BYTES FROM DISPLAY
	MEMORY.
2. DMAW:	REQUESTS A DMA WRITE TRANSFER.
2. CURD: 3. LPRD: DMA CONTRO 1. DMAR: 2. DMAW:	READS THE CURSOR POSITION. READS THE LIGHT PEN ADDRESS. IL COMMANDS REQUESTS A DMA READ TRANSFER.

Figure 5. GDC Command Summary




Figure 6. Status Register (SR)

### **Status Register Flags**

SR-7: Light Pen Detect: When this bit is set to 1, the light pen address (LAD) register contains a deglitched value that the system microprocessor may read. This flag is reset after the 3-byte LAD is moved into the FIFO in response to the light pen read command. **SR-6: Horizontal Blanking Active:** A 1 value for this flag signifies that horizontal retrace blanking is currently underway.

**SR-5: Vertical Sync:** Vertical retrace sync occurs while this flag is a 1. The vertical sync flag coordinates display format modifying commands to the blanked interval surrounding vertical sync. This eliminates display disturbances.

**SR-4: DMA Execute:** This bit is a 1 during DMA data transfers.

**SR-3: Drawing in Progress:** While the GDC is drawing a graphics figure, this status bit is a 1.

**SR-2: FIFO Empty:** This bit and the FIFO Full flag coordinate system microprocessor accesses with the GDC FIFO. When it is 1, the Empty flag ensures that all the commands and parameters previously sent to the GDC have been processed.

**SR-1: FIFO Full:** A 1 at this flag indicates a full FIFO in the GDC. A 0 ensures that there is room for at least one byte. This flag needs to be checked before each write into the GDC.

**SR-0: Data Ready:** When this flag is a 1, it indicates that a byte is available to be read by the system microprocessor. This bit must be tested before each read operation. It drops to a 0 while the data is transferred from the FIFO into the microprocessor interface data register.

### **FIFO Operation & Command Protocol**

The first-in, first-out buffer (FIFO) in the GDC handles the command dialogue with the system microprocessor. This flow of information uses a half-duplex technique, in which the single 16-location FIFO is used for both directions of data movement, one direction at a time. The FIFO's direction is controlled by the system microprocessor through the GDC's command set. The microprocessor coordinates these transfers by checking the appropriate status register bits.

The command protocol used by the GDC requires the differentiation of the first byte of a command sequence from the succeeding bytes. This first byte contains the operation code and the remaining bytes carry parameters. Writing into the GDC causes the FIFO to store a flag value alongside the data byte to signify whether the byte was written into the command or the parameter address. The command processor in the GDC tests this bit as it interprets the entries in the FIFO. The receipt of a command byte by the command processor marks the end of any previous operation. The number of parameter bytes supplied with a command is cut short by the receipt of the next command byte. A read operation from the GDC to the microprocessor can be terminated at any time by the next command.

The FIFO changes direction under the control of the system microprocessor. Commands written into the GDC always put the FIFO into write mode if it wasn't in it already. If it was in read mode, any read data in the FIFO at the time of the turnaround is lost. Commands which require a GDC response, such as RDAT, CURD and LPRD, put the FIFO into read mode after the command is interpreted by the GDC's command processor. Any commands and parameters behind the read-evoking command are discarded when the FIFO direction is reversed.

### **Read-Modify-Write Cycle**

Data transfers between the GDC and the display memory are accomplished using a read-modify-write (RMW) memory cycle. The four clock period timing of the RMW cycle is used to: 1) output the address, 2) read data from the memory, 3) modify the data, and 4) write the modified data back into the initially selected memory address. This type of memory cycle is used for all interactions with display memory including DMA transfers, except for the two clock period display and RAM refresh cycles.

The operations performed during the modify portion of the RMW cycle merit additional explanation. The circuitry in the GDC uses three main elements: the Pattern register, the Mask register, and the 16-bit Logic unit. The Pattern register holds the data pattern to be moved into memory. It is loaded by the WDAT command or, during drawing, from the parameter RAM. The Mask register contents determine which bits of the read data will be modified. Based on the contents of these registers, the Logic unit performs the selected operations of REPLACE, COM-PLEMENT, SET, or CLEAR on the data read from display memory.

The Pattern register contents are ANDed with the Mask register contents to enable the actual modification of the memory read data, on a bit-by-bit basis. For graphics drawing, one bit at a time from the Pattern register is combined with the Mask. When ANDed with the bit set to a 1 in the Mask register, the proper single pixel is modified by the Logic Unit. For the next pixel in the figure, the next bit in the Pattern register is selected and the Mask register bit is moved to identify the pixel's location within the word. The Execution word address pointer register, EAD, is also adjusted as required to address the word containing the next pixel.

In character mode, all of the bits in the Pattern register are used in parallel to form the respective bits of the modify data word. Since the bits of the character code word are used in parallel, unlike the one-bit-ata-time graphics drawing process, this facility allows any or all of the bits in a memory word to be modified in one RMW memory cycle. The Mask register must be loaded with 1s in the positions where modification is to be permitted.

The Mask register can be loaded in either of two ways. In graphics mode, the CURS command contains a four-bit dAD field to specify the dot address. The command processor converts this parameter into the one-of-16 format used in the Mask register for figure drawing. A full 16 bits can be loaded into the Mask register using the MASK command. In addition to the character mode use mentioned above, the 16-bit MASK load is convenient in graphics mode when all of the pixels of a word are to be set to the same value.

The Logic unit combines the data read from display memory, the Pattern register, and the Mask register to generate the data to be written back into display memory. Any one of four operations can be selected: REPLACE, COMPLEMENT, CLEAR or SET. In each case, if the respective Mask bit is 0, that particular bit of the read data is returned to memory unmodified. If the Mask bit is 1, the modification is enabled. With the REPLACE operation, the modify data simply takes the place of the read data for modification enabled bits. For the other three operations, a 0 in the modify data allows the read data bit to be returned to memory. A 1 value causes the specified operation to be performed in the bit positions with set Mask bits.

### **Figure Drawing**

The GDC draws graphics figures at the rate of one pixel per read-modify-write (RMW) display memory cycle. These cycles take four clock periods to complete. At a clock frequency of 5 MHz, this is equal to 800 ns. During the RMW cycle the GDC simultaneously calculates the address and position of the next pixel to be drawn.

The graphics figure drawing process depends on the display memory addressing structure. Groups of 16 horizontally adjacent pixels form the 16-bit words

which are handled by the GDC. Display memory is organized as a linearly addressed space of these words. Addressing of individual pixels is handled by the GDC's internal RMW logic.

During the drawing process, the GDC finds the next pixel of the figure which is one of the eight nearest neighbors of the last pixel drawn. The GDC assigns each of these eight directions a number from 0 to 7, starting with straight down and proceeding counterclockwise.




Figure 7. Drawing Directions

Figure drawing requires the proper manipulation of the address and the pixel bit position according to the drawing direction to determine the next pixel of the figure. To move to the word above or below the current one, it is necessary to subtract or add the number of words per line in display memory. This parameter is called the pitch. To move to the word to either side, the Execute word address cursor, EAD, must be incremented or decremented as the dot address pointer bit reaches the LSB or the MSB of the Mask register. To move to a pixel within the same word, it is necessary to rotate the dot address pointer register to the right or left. Figure 8 summarizes these operations for each direction.

Whole word drawing is useful for filling areas in memory with a single value. By setting the Mask register to all 1s with the MASK command, both the LSB and MSB of the dAD will always be 1, so that the EAD value will be incremented or decremented for each cycle regardless of direction. One RMW cycle will be able to affect all 16 bits of the word for any drawing type. One bit in the Pattern register is used per RMW cycle to write all the bits of the word to the same value. The next Pattern bit is used for the word, etc.

DIR	ADDRESS OPERATION(S)
0	EAD = EAD + P
1	EAD = EAD + P If dAD.MSB = 1 then EAD = EAD + 1 dAD = LR(dAD)
2	If dAD.MSB = 1 then EAD = EAD + 1 dAD = LR(dAD)
3	EAD = EAD -P If dAD.MSB = 1 then EAD = EAD + 1 dAD =LR(dAD)
4	EAD = EAD - P
5	EAD = EAD – P If dAD.LSB = 1 then EAD = EAD – 1 dAD = RR(dAD)
6	If dAD.LSB = 1 then EAD = EAD - 1 dAD = RR(dAD)
7	EAD = EAD + P If dAD.LSB = 1 then EAD = EAD - 1 dAD = RR(dAD)
WHEF	-
	P = PITCH, LR = LEFT ROTATE, RR = RIGHT ROTATE
	D = CURSOR ADDRESS
	D = DOT ADDRESS B = LEAST SIGNIFICANT BIT
	B = LEAST SIGNIFICANT BIT B = MOST SIGNIFICANT BIT

Figure 8. Address Calculation Details

For the various figures, the effect of the initial direction upon the resulting drawing is shown in figure 9.

Note that during line drawing, the angle of the line may be anywhere within the shaded octant defined by the DIR value. Arc drawing starts in the direction initially specified by the DIR value and veers into an arc as drawing proceeds. An arc may be up to 45 degrees in length. DMA transfers are done on word boundaries only, and follow the arrows indicated in the table to find successive word addresses. The slanted paths for DMA transfers indicate the GDC changing both the X and Y components of the word address when moving to the next word. It does not follow a 45 degree diagonal path by pixels.

Dir	Line	Arc	Character	Slant Char	Rectangle	DMA
000		5	INNI	52 55 55		$\mathbb{N}$
001			-1999	HBBH	$\Diamond$	M
010	<u>.111114</u>	A A	tutut	huh		X
011	*///	<u> </u>	11111	- COUL	$\Diamond$	14
100	~///			Provide and		M
101	Ì.	$\langle \rangle$	ALLER .	1000	$\Diamond$	M
110			UUUU	AAA		
111	Alla	$\overline{\mathbf{x}}$	IIIII	1000	$\Diamond$	

Figure 9. Effect of the Direction Parameter

### **Drawing Parameters**

In preparation for graphics figure drawing, the GDC's Drawing Processor needs the figure type, direction and drawing parameters, the starting pixel address, and the pattern from the microprocessor. Once these are in place within the GDC, the Figure Draw command, FIGD, initiates the drawing operation. From that point on, the system microprocessor is not involved in the drawing process. The GDC Drawing Processor coordinates the RMW circuitry and address registers to draw the specified figure pixel by pixel.

The algorithms used by the processor for figure drawing are designed to optimize its drawing speed. To this end, the specific details about the figure to be drawn are reduced by the microprocessor to a form conducive to high-speed address calculations within the GDC. In this way the repetitive, pixel-by-pixel calculations can be done quickly, thereby minimizing the overall figure drawing time. Figure 3 summarizes the parameters.

### **Graphics Character Drawing**

Graphics characters can be drawn into display memory pixel-by-pixel. The up to 8-by-8 character is loaded into the GDC's parameter RAM by the system microprocessor. Consequently, there are no limitations on the character set used. By varying the drawing parameters and drawing direction, numerous drawing options are available. In area fill applications, a character can be written into display memory as many times as desired without reloading the parameter RAM.

Once the parameter RAM has been loaded with up to eight graphics character bytes by the appropriate PRAM command, the GCHRD command can be used to draw the bytes into display memory starting at the cursor. The zoom magnification factor for writing, set by the zoom command, controls the size of the character written into the display memory in integer multiples of 1 through 16. The bit values in the PRAM are repeated horizontally and vertically the number of times specified by the zoom factor.

The movement of these PRAM bytes to the display memory is controlled by the parameters of the FIGS command. Based on the specified height and width of the area to be drawn, the parameter RAM is scanned to fill the required area.

For an 8-by-8 graphics character, the first pixel drawn uses the LSB of RA-15, the second pixel uses bit 1 of RA-15, and so on, until the MSB of RA-15 is reached. The GDC jumps to the corresponding bit in RA-14 to continue the drawing. The progression then advances toward the LSB of RA-14. This snaking sequence is continued for the other 6 PRAM bytes. This progression matches the sequence of display memory addresses calculated by the drawing processor as shown in figure 9. If the area is narrower than 8 pixels wide, the snaking will advance to the next PRAM byte before the MSB is reached. If the area is less than 8 lines high, fewer bytes in the parameter RAM will be scanned. If the area is larger than 8 by 8, the GDC will repeat the contents of the parameter RAM in two dimensions.


#### Parameter RAM Contents


The parameters stored in the parameter RAM, PRAM, are available for the GDC to refer to repeatedly during figure drawing and rasterscanning. In each mode of operation the values in the PRAM are interpreted by the GDC in a predetermined fashion. The host microprocessor must load the appropriate parameters into the proper PRAM locations. PRAM loading command allows the host to write into any location of the PRAM and transfer as many bytes as desired. In this way any stored parameter byte or bytes may be changed without influencing the other bytes.


The PRAM stores two types of information. For specifying the details of the display area partitions, blocks of four bytes are used. The four parameters stored in each block include the starting address in display memory of each display area, and its length. In addition, there are two mode bits for each area which specify whether the area is a bit-mapped graphics area or a coded character area, and whether a normal or wide display cycle is to be used for that area.

The other use for the PRAM contents is to supply the pattern for figure drawing when in a bit-mapped graphics area or mode. In these situations, PRAM bytes 8 through 16 are reserved for this patterning information. For line, arc, and rectangle drawing (linear figures) locations 8 and 9 are loaded into the Pattern register to allow the GDC to draw dotted, dashed, etc. lines. For area filling and graphics bit-mapped character drawing locations 8 through 15 are referenced for the pattern or character to be drawn.

Details of the bit assignments are shown on the following pages for the various modes of operation.












Figure 12. Command Bytes Summary

### **VIDEO CONTROL COMMANDS**




Figure 13. Reset Command

### **RESET COMMAND**

This command can be executed at any time and does not modify any of the parameters already loaded into the GDC. If followed by parameter bytes, this command also sets the sync generator parameters as described below. Idle mode is exited with the START command.




Figure 14. Optional Reset Parameters

In graphics mode, a word is a group of 16 pixels. In character mode, a word is one character code and its attributes, if any.

The number of active words per line must be an even number from 2 to 256.

An all-zero parameter value selects a count equal to  $2^{n}$  where n = number of bits in the parameter field for vertical parameters.

All horizontal widths are counted in display words. All vertical intervals are counted in lines.

### Sync Parameter Constraints

### HORIZONTAL FRONT PORCH CONSTRAINTS

- 1. In general:
  - HFP ≥2 words
- If DMA is used, or the display zoom factor is greater than one in interlaced display mode: HFP ≥3 words
- 3. If the GDC is used in slave mode: HFP  $\geq 4$  words
- 4. If the light pen input is used: HFP  $\geq 6$  words

#### HORIZONTAL Sync CONSTRAINTS

- 1. If dynamic RAM refresh is used: HS  $\ge 2$  words
- 2. If interlaced display mode is used: HS  $\geq$ 5 words

#### HORIZONTAL BACK PORCH CONSTRAINTS

- 1. In general:
  - HBP ≥3 words
- If interlaced display mode is used, or more than one partition is displayed: HBP ≥5 words

#### MODE CONTROL BITS (FIGURE 15)

Repeat Field Framing:	2 Field Sequence with <sup>1</sup> / <sub>2</sub> line offset between other-
Interlaged Freming	wise identical fields.
Interlaced Framing:	2 Field Sequence with 1/2 line offset. Each field dis-
	plays alternate lines.
Noninterlaced Framing:	1 field brings all of the in- formation to the screen.

Total scanned lines in interlace mode is odd. The sum of VFP + VS + VBP + AL should equal one less than the desired odd number of lines.

Dynamic RAM refresh is important when high display zoom factors or DMA are used in such a way that not all of the rows in the RAMs are regularly accessed during display raster generation and for otherwise inactive display memory.

Access to display memory can be limited to retrace blanking intervals only, so that no disruptions of the image are seen on the screen.

C G       DISPLAY MODE         0 0       MIXED GRAPHICS & CHARACTER         0 1       GRAPHICS MODE         1 0       CHARACTER MODE         1 1       INVALID         I S       VIDEO FRAMING         0 0       NONINTERLACED         0 1       INVALID         1 0       NONINTERLACED         0 1       INVALID         1 1       INVALID         1 1       INVALID         1 1       INVALID         1 1       INTERLACED REPEAT FIELD         0 1       INVERLACED REPEAT FIELD         1 1       INTERLACED         D       DYNAMIC RAM REFRESH CYCLES ENABLE         0       NO REFRESH-STATIC RAM         1       REFRESH-DYNAMIC RAM         F       DRAWING TIME WINDOW         0       DRAWING TIME WINDOW         1       DRAWING ONLY DURING RETRACE BLANKING			
0       0       MIXED GRAPHICS & CHARACTER         0       1       GRAPHICS MODE         1       0       CHARACTER MODE         1       1       INVALID         1       0       NONINTERLACED         0       1       INVALID         1       0       INTERLACED REPEAT FIELD         1       0       INTERLACED         1       1       INTERLACED         1       1       INTERLACED         1       INTERLACED       Invalid         1       INTERLACED       Invalid         1       INTERLACED       Invalid         1       INTERLACED       Invalid         1       Invalid       Invalid			
0       0       MIXED GRAPHICS & CHARACTER         0       1       GRAPHICS MODE         1       0       CHARACTER MODE         1       1       INVALID         1       0       NONINTERLACED         0       1       INVALID         1       0       INTERLACED REPEAT FIELD         1       0       INTERLACED         1       1       INTERLACED         1       1       INTERLACED         1       INTERLACED       Invalid         1       INTERLACED       Invalid         1       INTERLACED       Invalid         1       INTERLACED       Invalid         1       Invalid       Invalid			
0       1       GRAPHICS MODE         1       0       CHARACTER MODE         1       1       INVALID         I       S       VIDEO FRAMING         0       0       NONINTERLACED         0       1       INVALID         1       0       INTERLACED REPEAT FIELD         1       0       INTERLACED REPEAT FIELD         1       0       INTERLACED         1       1       INTERLACED         0       DYNAMIC RAM REFRESH CYCLES ENABLE         0       NO REFRESH—STATIC RAM         1       REFRESH—DYNAMIC RAM         1       REFRESH—DYNAMIC RAM         0       DRAWING DURING ACTIVE DISPLAY TIME         AND RETRACE BLANKING       TIME	сG	DISPLAY MODE	
1       0       CHARACTER MODE         1       1       INVALID         1       S       VIDEO FRAMING         0       0       NONINTERLACED         0       1       INVALID         1       0       INTERLACED REPEAT FIELD         1       0       INTERLACED REPEAT FIELD         1       1       INTERLACED         1       1       INTERLACED         1       1       INTERLACED         1       1       INTERLACED         1       INTERLACED       INTERLACED         1       REFRESH—STATIC RAM       INTERLACED         1       REFRESH—DYNAMIC RAM       INTERLACED         1       REFRESH—DYNAMIC RAM       INTERLACED         1       REFRESH—DYNAMIC RAM       INTERLACED         1       REFRESH—DYNAMIC RAM       INTERLACED         1       REFRESH DYNAMIC RAM       INTERLACED         1       REFRESH DYNAMIC RAM       INTERLACED <t< td=""><td>0 0</td><td>MIXED GRAPHICS &amp; CHARACTER</td><td></td></t<>	0 0	MIXED GRAPHICS & CHARACTER	
1       1       INVALID         I       S       VIDEO FRAMING         0       0       NONINTERLACED         0       1       INVALID         1       0       INTERLACED REPEAT FIELD         FOR CHARACTER DISPLAYS       1       1         1       1       INTERLACED         D       DYNAMIC RAM REFRESH CYCLES ENABLE       0         0       NO REFRESH—STATIC RAM       1         1       REFRESH—DYNAMIC RAM       F         D       DRAWING TIME WINDOW       0         0       ADRAWING ACTIVE DISPLAY TIME         AND RETRACE BLANKING       TIME	0 1	GRAPHICS MODE	
I     S     VIDEO FRAMING       0     0     NONINTERLACED       0     1     INVALID       1     0     INTERLACED REPEAT FIELD       FOR CHARACTER DISPLAYS     1     1       D     DYNAMIC RAM REFRESH CYCLES ENABLE       0     NO REFRESH—STATIC RAM       1     REFRESH—DYNAMIC RAM       F     DRAWING TIME WINDOW       0     DRAWING DURING ACTIVE DISPLAY TIME AND RETRACE BLANKING	1 0	CHARACTER MODE	
0       0       NONINTERLACED         0       1       INVALID         1       0       INTERLACED REPEAT FIELD         FOR CHARACTER DISPLAYS       1       1         1       1       INTERLACED         D       DYNAMIC RAM REFRESH CYCLES ENABLE         0       NO REFRESH—STATIC RAM         1       REFRESH—DYNAMIC RAM         F       DRAWING TIME WINDOW         0       DRAWING DURING ACTIVE DISPLAY TIME         AND RETRACE BLANKING       TIME	1 1	INVALID	
0       0       NONINTERLACED         0       1       INVALID         1       0       INTERLACED REPEAT FIELD         FOR CHARACTER DISPLAYS       1       1         1       1       INTERLACED         D       DYNAMIC RAM REFRESH CYCLES ENABLE         0       NO REFRESH—STATIC RAM         1       REFRESH—DYNAMIC RAM         F       DRAWING TIME WINDOW         0       DRAWING DURING ACTIVE DISPLAY TIME         AND RETRACE BLANKING       TIME		(	
0       1       INVALID         1       0       INTERLACED REPEAT FIELD         FOR CHARACTER DISPLAYS       1       1         D       DYNAMIC RAM REFRESH CYCLES ENABLE         0       NO REFRESH—STATIC RAM         1       REFRESH—DYNAMIC RAM         F       DRAWING TIME WINDOW         0       DRAWING DURING ACTIVE DISPLAY TIME         AND RETRACE BLANKING       TIME	IS	VIDEO FRAMING	
1       0       INTERLACED REPEAT FIELD FOR CHARACTER DISPLAYS         1       1       INTERLACED         D       DYNAMIC RAM REFRESH CYCLES ENABLE         0       NO REFRESH—STATIC RAM         1       REFRESH—DYNAMIC RAM         F       DRAWING TIME WINDOW         0       DRAWING DURING ACTIVE DISPLAY TIME AND RETRACE BLANKING	0 0	NONINTERLACED	
FOR CHARACTER DISPLAYS       1     1       D     DYNAMIC RAM REFRESH CYCLES ENABLE       0     NO REFRESH—STATIC RAM       1     REFRESH—DYNAMIC RAM       F     DRAWING TIME WINDOW       0     DRAWING DURING ACTIVE DISPLAY TIME AND RETRACE BLANKING	0 1	INVALID	
D     DYNAMIC RAM REFRESH CYCLES ENABLE       0     NO REFRESH—STATIC RAM       1     REFRESH—DYNAMIC RAM       F     DRAWING TIME WINDOW       0     DRAWING DURING ACTIVE DISPLAY TIME AND RETRACE BLANKING	1 0		
0     NO REFRESH—STATIC RAM       1     REFRESH—DYNAMIC RAM       F     DRAWING TIME WINDOW       0     DRAWING DURING ACTIVE DISPLAY TIME AND RETRACE BLANKING	1 1	INTERLACED	
0     NO REFRESH—STATIC RAM       1     REFRESH—DYNAMIC RAM       F     DRAWING TIME WINDOW       0     DRAWING DURING ACTIVE DISPLAY TIME AND RETRACE BLANKING	<b></b>		
1     REFRESH—DYNAMIC RAM       F     DRAWING TIME WINDOW       0     DRAWING DURING ACTIVE DISPLAY TIME AND RETRACE BLANKING	D	DYNAMIC RAM REFRESH CYCLES ENABLE	
F     DRAWING TIME WINDOW       0     DRAWING DURING ACTIVE DISPLAY TIME AND RETRACE BLANKING	0	NO REFRESH—STATIC RAM	
0 DRAWING DURING ACTIVE DISPLAY TIME AND RETRACE BLANKING	1	REFRESH—DYNAMIC RAM	
0 DRAWING DURING ACTIVE DISPLAY TIME AND RETRACE BLANKING			
AND RETRACE BLANKING	F	DRAWING TIME WINDOW	
1 DRAWING ONLY DURING RETRACE BLANKING	0		
	1	DRAWING ONLY DURING RETRACE BLANKING	
			-

Figure 15. Mode Control Bits




Figure 16. Sync Command

### **SYNC Format Specify Command**

This command loads parameters into the sync generator. The various parameter fields and bits are identical to those at the RESET command. The GDC is not reset nor does it enter idle mode.

### **Vertical Sync Mode Command**

When using two or more GDCs to contribute to one image, one GDC is defined as the master sync generator, and the others operate as its slaves. The VSYNC pins of all GDCs are connected together.

#### Slave Mode Operation

A few considerations should be observed when synchronizing two or more GDCs to generate overlayed video via the VSYNC INPUT/OUTPUT pin. As mentioned above, the Horizontal Front Porch (HFP) must be 4 or more display cycles wide. This is equivalent to eight or more clock cycles. This gives the slave GDCs time to initialize their internal video sync generators to the proper point in the video field to match the incoming vertical sync pulse (VSYNC). This resetting of the generator occurs just after the end of the incoming VSYNC pulse, during the HFP interval. Enough time during HFP is required to allow the slave GDC to complete the operation before the start of the HSYNC interval.

Once the GDCs are initialized and set up as Master and Slaves, they must be given time to synchronize. It is a good idea to watch the VSYNC status bit of the Master GDC and wait until after one or more VSYNC pulses have been generated before the display process is started. The START command will begin the active display of data and will end the video synchronization process, so be sure there has been at least one VSYNC pulse generated for the Slaves to synchronize to.




Figure 17. Vertical Sync Mode Command




Figure 18. Cursor & Character Characteristics Command

# Cursor and Character Characteristics Command

In graphics mode, LR should be set to 0. For interlaced displays in graphics mode, BR should be set to 3. The blink rate parameter controls both the cursor and attribute blink rates. The cursor blink-on-time = blink-off-time =  $2 \times BR$  (video frames). The attribute blink rate is always  $\frac{1}{2}$  the cursor rate but with a  $\frac{3}{4}$  on- $\frac{1}{4}$  off duty cycle.

### **DISPLAY CONTROL COMMANDS**

### **Zoom Factors Specify Command**

Zoom magnification factors of 1 through 16 are available using codes 0 through 15, respectively.

### **Cursor Position Specify Command**

In character mode, the third parameter byte is not needed. The cursor is displayed for the word time in which the display scan address (DAD) equals the cursor address. In graphics mode, the cursor word address specifies the word containing the starting pixel of the drawing; the dot address value specifies the pixel within that word.

### Parameter RAM Load Command

From the starting address, SA, any number of bytes may be loaded into the parameter RAM at incrementing addresses, up to location 15. The sequence of parameter bytes is terminated by the next command byte entered into the FIFO. The parameter RAM stores 16 bytes of information in predefined locations which differ for graphics and character modes. See the parameter RAM discussion for bit assignments.


### Pitch Specification Command

This value is used during drawing by the drawing processor to find the word directly above or below the current word, and during display to find the start of the next line.


The Pitch parameter (width of display memory) is set by two different commands. In addition to the PITCH command, the RESET (or SYNC) command also sets the pitch value. The "active words per line" parameter, which specifies the width of the raster-scan display, also sets the Pitch of the display memory. In situations in which these two values are equal there is no need to execute a PITCH command.

START DISPLAY & END IDLE MODE
START: 0, 1, 1, 0, 1, 0, 1, 1
DISPLAY BLANKING CONTROL
BCTRL: 0 0 0 0 1 1 0 DE THE DISPLAY IS ENABLED BYA 1, AND BLANKED BY A 0.
ZOOM FACTORS SPECIFY
ZOOM: 0,1,0,0,1,1,0
P1 DISP GCHR ZOOM FACTOR FOR GRAPHICS CHARACTER WRITING MINUS 1
T DISPLAY ZOOM FACTOR MINUS 1
CURSOR POSITION SPECIFY
CURS: 0 1 0 0 1 0 0 1
P1 EAD EXECUTE WORD ADDRESS, LOW BYTE
P2 EAD EXECUTE WORD ADDRESS, MIDDLE BYTE
P3 dAD 0 0 EAD (GRAPHICS MODE ONLY)
WORD ADDRESS, TOP BITS DOT ADDRESS WITHIN THE WORD

Figure 19. Display Control Commands












Figure 22. Write Data Command

## DRAWING CONTROL COMMANDS

### Write Data Command

Upon receiving a set of parameters (two bytes for a word transfer, one for a byte transfer), one RMW cycle into Video Memory is done at the address pointed to by the cursor EAD. The EAD pointer is advanced to the next word, according to the previously specified direction. More parameters can then be accepted.

For byte writes, the unspecified byte is treated as all zeros during the RMW memory cycle.

In graphics bit-map situations, only the LSB of the WDAT parameter bytes is used as the pattern in the RMW operations. Therefore it is possible to have only an all ones or all zeros pattern. In coded character applications all the bits of the WDAT parameters are used to establish the drawing pattern.

The WDAT command operates differently from the other commands which initiate RMW cycle activity. It requires parameters to set up the Pattern register while the other commands use the stored values in the parameter RAM. Like all of these commands, the




Figure 23. Mask Register Load Command

WDAT command must be preceded by a FIGS command and its parameters. Only the first three parameters need be given following the FIGS opcode, to set up the type of drawing, the DIR direction, and the DC value. The DC parameter + 1 will be the number of RMW cycles done by the GDC with the first set of WDAT parameters. Additional sets of WDAT parameters will see a DC value of 0 which will cause only one RMW cycle to be executed.




Figure 24. Figure Drawing Parameters Specify Command







### Mask Register Load Command

This command sets the value of the 16-bit Mask register of the figure drawing processor. The Mask register controls which bits can be modified in the display memory during a read-modify-write cycle.

The Mask register is loaded both by the MASK command and the third parameter byte of the CURS command. The MASK command accepts two parameter bytes to load a 16-bit value into the MASK register. All 16 bits can be individually one or zero, under program control. The CURS command on the other hand, puts a "1 of 16" pattern into the Mask register based on the value of the Dot Address value, dAD. If normal single-pixel-at-a-time graphics figure drawing is desired, there is no need to do a MASK command at all since the CURS command will set up the proper pattern to address the proper pixels as drawing progresses. For coded character DMA, and screen setting and clearing operations using the WDAT command, the MASK command should be used after the CURS command if its third parameter byte has been output. The Mask register should be set to all ones for any "word-at-a-time" operation.

#### Figure Draw Start Command

On execution of this instruction, the GDC loads the parameters from the parameter RAM into the drawing processor and starts the drawing process at the pixel pointed to by the cursor, EAD, and the dot address, dAD.

# Graphics Char. Draw and Area Fill Start Command

Based on parameters loaded with the FIGS command, this command initiates the drawing of the graphics character or area filling pattern stored in Parameter RAM. Drawing begins at the address in display memory pointed to by the EAD and dAD values.

#### DATA READ COMMANDS

#### **Read Data Command**

Using the DIR and DC parameters of the FIGS command to establish direction and transfer count, multiple RMW cycles can be executed without specification of the cursor address after the initial load (DC = number of words or bytes).

As this instruction begins to execute, the FIFO buffer direction is reversed so that the data read from display memory can pass to the microprocessor. Any commands or parameters in the FIFO at this time will be lost. A command byte sent to the GDC will immediately reverse the buffer direction back to write mode, and all RDAT information not yet read from the FIFO will be lost. MOD should be set to 00.


### **Cursor Address Read Command**


The Execute Address, EAD, points to the display memory word containing the pixel to be addressed.

The Dot Address, dAD, within the word is represented as a 1-of-16 code.

### Light Pen Address Read Command

The light pen address, LAD, corresponds to the display word address, DAD, at which the light pen input signal is detected and deglitched.








Figure 28. Cursor Address Read Command





Figure 29. Light Pen Address Read Command





### **ABSOLUTE MAXIMUM RATINGS\***

Ambient Temperature Under Bias0°C	to 70°C
Storage Temperature65°C	to 150°C
Voltage on any Pin with Respect	
to Ground0.5	/ to +7V
Power Dissipation	1.5 Watt

\*COMMENT: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **DC CHARACTERISTICS**

 $T_{A}$  = 0°C to 70° C;  $V_{CC}$  = 5V  $\pm$  10%; GND = 0V

0	Barran	L	imits		
Symbol	Parameter	Min.	Max.	Unit	Conditions
VIL	Input Low Voltage	-0.5	0.8	V	
VIH	Input High Voltage	2.0	V <sub>CC</sub> + 0.5	V	
V <sub>OL</sub>	Output Low Voltage		0.45	V	l <sub>OL</sub> = 2.2 mA
V <sub>OH</sub>	Output High Voltage	2.4		V	$I_{OH} = -400 \mu A$
loz	Output Leakage Current		±10	μA	$V_{SS}$ +0.45 $\leq$ V <sub>I</sub> $\leq$ V <sub>CC</sub>
μL	Input Leakage Current		±10	μA	V <sub>SS</sub> ≤V <sub>I</sub> ≤V <sub>CC</sub>
V <sub>CL</sub>	Clock Input Low Voltage	-0.5	0.6	V	
V <sub>CH</sub>	Clock Input High Voltage	3.5	V <sub>CC</sub> + 0.5	V	
lcc	V <sub>CC</sub> Supply Current		270	mA	Typical = 150 mA

#### CAPACITANCE

 $T_A = 25^{\circ}C; V_{CC} = GND = 0V$ 

Symbol	Parameter	Lir	nits	l la it	Oonditions
Symbol		Min.	Max.	Unit	Conditions
CIN	Input Capacitance		10	pF	
CIO	I/O Capacitance		20	pF	fc = 1 MHz
Соит	Output Capacitance		20	pF	V = 0
CO	Clock Input Capacitance		20	pF	

# A.C. CHARACTERISTICS (T\_A = 0°C to +70°C, V\_{SS} = 0V, V\_{CC} = +5V $\pm$ 10%)

#### DATA BUS READ CYCLE

Symbol	Parameter	82720		82720-1		82720-2		Units	Test
		Min.	Max.	Min.	Max.	Min.	Max.		Conditions
T <sub>AR</sub>	A <sub>0</sub> setup to RD I	0		0		0		ns	
T <sub>RA</sub>	A <sub>0</sub> hold after RD1	0		0		0		ns	
T <sub>RR</sub>	RD Pulse Width	T <sub>RD</sub> + 20		T <sub>RD</sub> + 20		T <sub>RD</sub> + 20		ns	
T <sub>RD</sub>	RDI to Data Out Delay		120		80		70	ns	CL = 50pF
T <sub>DF</sub>	RD1 to Data Float Delay	0	120	0	100	0	90	ns	
T <sub>RV</sub>	RD Recovery Time	4 T <sub>CY</sub>		4 T <sub>CY</sub>		4 T <sub>CY</sub>		ns	

#### DATA BUS WRITE CYCLE

Symbol	Parameter	82720		82720-1		82720-2			Test
		Min.	Max.	Min.	Max.	Min.	Max.	Units	Conditions
T <sub>AW</sub>	A <sub>0</sub> Setup to WRI	0		0		0		ns	
T <sub>WA</sub>	A <sub>0</sub> Hold after WR1	0		0		10		ns	
Tww	WR Pulse Width	120		100		90		ns	
T <sub>DW</sub>	Data Setup to WR1	100		80		70		ns	
T <sub>WD</sub>	Data Hold after WR	0		0		10		ns	
T <sub>RV</sub>	WR Recovery Time	4 T <sub>CY</sub>		4 T <sub>CY</sub>		4 T <sub>CY</sub>		ns	

#### DISPLAY MEMORY TIMING

Symbol	Parameter	82720		82720-1		82720-2		Units	Test
0,		Min.	Max.	Min.	Max.	Min.	Max.		Conditions
T <sub>CA</sub>	Address/Data Delay from 2XWCLK1	30	160	30	130	30	110	ns	CL = 50pF
T <sub>AC</sub>	Address/Data Float Time	30	160	30	130	30	110	ns	CL = 50pF
т <sub>DC</sub>	Data Setup to 2XWCLK I	0		0		0		ns	
T <sub>CD</sub>	Data Hold Time	T <sub>IE</sub> – 20		T <sub>IE</sub> – 20		T <sub>IE</sub> – 20		ns	
T <sub>IE</sub>	2XWCLK1 to DBIN	30	120	30	90	30	80	ns	CL = 50pF
TCAH	2XWCLK1 to ALE1	30	125	30	100	30	90	ns	CL = 50pF
T <sub>CAL</sub>	2XWCLKI to ALEI	30	100	30	80	30	70	ns	CL = 50pF
T <sub>AL</sub>	ALE Low Time	T <sub>CY</sub> + 30		T <sub>CY</sub> + 30		T <sub>CY</sub> + 30		ns	
Т <sub>АН</sub>	ALE High Time	T <sub>CH</sub> – 20		T <sub>CH</sub> – 20		T <sub>CH</sub> – 20		ns	
т <sub>со</sub>	Video Signal Delay from 2XWCLK1		150		120		100	ns	

## A.C. CHARACTERISTICS (Continued)

#### OTHER TIMING

Symbol	Parameter	82720		82720-1		82720-2		Units	Test
		Min.	Max.	Min.	Max.	Min.	Max.		Conditions
T <sub>PC</sub>	LPEN or VSYNC Input Setup to 2XWCLK1	30		20		15		ns	
Т <sub>РР</sub>	LPEN or VSYNC Input Pulse Width	T <sub>CY</sub>		T <sub>CY</sub>		T <sub>CY</sub>		ns	

#### CLOCK TIMING

Symbol	Parameter	82720		82720-1		82720-2		Units	Test
		Min.	Max.	Min.	Max.	Min.	Max.	Units	Conditions
T <sub>CY</sub>	Clock Period	250	2000	200	2000	180	2000	ns	
т <sub>СН</sub>	Clock High Time	105		80		70		ns	
T <sub>CL</sub>	Clock Low Time	105		80		70		ns	
т <sub>R</sub>	Rise Time		20		20		20	ns	
Τ <sub>F</sub>	Fall Time	-	20		20		20	ns	


#### DMA TIMING


Symbol	Parameter	82720		82720-1		82720-2		Units	Test
-		Min.	Max.	Min.	Max.	Min.	Max.		Conditions
T <sub>ACC</sub>	DACK Setup to RD I or WR I	. 0		0		0		ns	
T <sub>CAC</sub>	DACK Hold from RD1 or WR1	0		0		0		ns	
T <sub>RR1</sub>	RD Pulse Width	T <sub>RD1</sub> + 20		T <sub>RD1</sub> + 20		T <sub>RD1</sub> + 20		ns	
T <sub>RD1</sub>	RD↓ to Data Out Delay		1.5 T <sub>CY</sub> + 120		1.5 T <sub>CY</sub> + 80		1.5 T <sub>CY</sub> + 70	ns	CL = 50pF
т <sub>ко</sub>	2XWCLK1 to DREQ Delay		150		120		100	ns	CL = 50pF
T <sub>RQAK</sub>	DREQ Setup to DACK	0		0		0		ns	
TAKRQ	DACKI to DREQI Delay		T <sub>CY</sub> + 150		T <sub>CY</sub> + 120		T <sub>CY</sub> + 100	ns	CL = 50pF
T <sub>AKH</sub>	DACK High Time	T <sub>CY</sub>		T <sub>CY</sub>		T <sub>CY</sub>		ns	
T <sub>AK1</sub>	DACK Cycle Time, Word Mode	4 T <sub>CY</sub>		4 T <sub>CY</sub>		4 T <sub>CY</sub>		ns	
T <sub>AK2</sub>	DACK Cycle Time, Byte Mode	5 T <sub>CY</sub>		5 T <sub>CY</sub>		5 T <sub>CY</sub>		ns	


# A.C. TEST CONDITIONS


Input Pulse Levels (except 2XWCLK)	.0.45V to 2.4V
Input Pulse Levels (2XWCLK)	0.3V to 3.9V
Timing Measurement Reference Levels (except 2XWCLK)	0.8V to 2.0V
Timing Measurement Reference Levels (2XWCLK)	0.6V to 3.5V


### WAVEFORMS





















































# inta

#### ALABAMA

Intel Corp. 303 Williams Avenue, S.W. Suite 1422 Huntsville 35801 Tel: (205) 533-9353

Intel Corp. 11225 N. 28th Drive Suite 214D Phoenix 85029 Tel: (602) 869-4980

Intel Corp. 1010 Hurley Way Suite 300 Suite 300 Sacramento 95825 Tel: (916) 929-4078

Intel Corp. 7670 Opportunity Road Suite 135 San Diego 92111 (714) 268-3563

Intel Corp.\* 2000 East 4th Street Suite 100 Santa Ana 92705 Tel: (714) 835-9642 TWX: 910-595-1114

Intel Corp.\* 1350 Shorebird Way Mt. View 94043 Tel: (415) 968-8086 TWX: 910-339-9279 910-338-0255

Intel Corp.\* 5530 Corbin Avenue Suite 120 Tarzana 91356 Tel: (213) 708-0333 TWX: 910-495-2045

COLORADO Intel Corp. 4445 Northpark Drive Suite 100 Colorado Springs 80907 Tel: (303) 594-6622

Intel Corp.\* 650 S. Cherry Street Suite 720 Denver 80222 Tel: (303) 321-8086 TWX: 910-931-2289

CONNECTICUT Intel Corp. 36 Padanaram Road Danbury 06810 Tel: (203) 792-8366 TWX: 710-456-1199

EMC Corp. 393 Center Street Wallingford 06492 Tel: (203) 265-6991

FLORIDA

Intel Corp. 1500 N.W. 62nd Street Suite 104 , Ft. Lauderdale 33309 Tel: (305) 771-0600 TWX: 510-956-9407

Intel Corp. 500 N. Maitland Suite 205 Maitland 32751 Tel: (305) 628-2393 TWX: 810-853-9219

GEORGIA

Intel Corp. 3300 Holcombe Bridge Road Suite 225 Norcross 30092 Tel: (404) 449-0541

# ILLINOIS

Intel Corp.\* 2550 Golf Road Suite 815 Rolling Meadows 60008 Tel: (312) 981-7200 TWX: 910-651-5881

INDIANA Intel Corp. 9100 Purdue Road Suite 400 Indianapolis 46268 Tel: (317) 875-0623

IOWA Intel Corp. St. Andrews Building 1930 St. Andrews Drive N.E. Cedar Rapids 52402 Tel: (319) 393-5510

KANSAS Intel Corp. 8400 W. 110th Street Suite 170 Overland Park 66210 Tel: (913) 642-8080

LOUISIANA Industrial Digital Systems Corp. 2332 Severn Avenue Suite 202 Metarite 70001 Tel: (504) 831-8492

MARYLAND

Intel Corp.\* 7257 Parkway Drive Hanover 21076 Tel: (301) 796-7500 TWX: 710-862-1944

Intel Corp. 1620 Elton Road Silver Spring 20903 Tel: (301) 431-1200 MASSACHUSETTS

Intel Corp.\* 27 Industrial Avenue Chelmsford 01824 Tel: (617) 256-1800 TWX: 710-343-6333

EMC Corp. 385 Elliot Street Newton 02164 Tel: (617) 244-4740 TWX: 922531

MICHIGAN Intel Corp.\* 26500 Northwestern Hwy. Suite 401 Southfield 48075 Tel: (313) 353-0920 TWX: 810-244-4915

#### MINNESOTA

Intel Corp. 3500 W. 80th Street Suite 360 Bioomington 55431 Tel: (612) 835-6722 TWX: 910-576-2867

MISSOURI

Intel Corp. 4203 Earth City Expressway Suite 131 Earth City 63045 Tel: (314) 291-1990

#### NEW JERSEY

Intel Corp.\* Raritan Piaza III Raritan Center Edison 08837 Tel: (201) 225-3000 TWX: 710-480-6238

NEW MEXICO

DOMESTIC SALES OFFICES

Intel Corp. 1120 Juan Tabo N.E. Albuquerque 87112 Tel: (505) 292-8086 NEW YORK

Intel Corp.\* 300 Vanderbilt Motor Parkway Hauppauge 11788 Tel: (516) 231-3300 TWX: 510-227-6236

1WX: 510-22. ... Intel Corp. 80 Washington Street Poughkeepsie 12601 Tel: (914) 473-2303 TWX: 510-248-0060

Intel Corp.\* 211 White Spruce Boulevard Rochester 14623 Tel: (716) 424-1050 TWX: 510-253-7391

T-Squared 6443 Ridings Road Syracuse 13206 Tel: (315) 463-8592 TWX: 710-541-0554

T-Squared 7353 Pittsford Victor Road Victor 14564 Tel: (716) 924-9101 TWX: 510-254-8542

NORTH CAROLINA

Intel Corp. 2306 W. Meadowview Road Suite 206 Greensboro 27407 Tel: (919) 294-1541

оню Intel Corp.\* 6500 Poe Avenue Dayton 45414 Tel: (513) 890-5350 TWX: 810-450-2528

Intel Corp.\* Chagrin-Brainard Bldg., No. 300 28001 Chagrin Boulevard Cleveland 44122 Tet: (216) 464-6915 TWX: 810-427-9298

OKLAHOMA Intel Corp. 4157 S. Harvard Avenue Suite 123 Tulsa 74135 Tel: (918) 749-8688

OREGON Intel Corp. 10700 S.W. Beaverton Hillsdale Highway Suite 22 Beaverton 97005 Tel: (503) 641-8086 TWX: 910-467-8741

PENNSYLVANIA

Intel Corp.\* 510 Pennsylvania Avenue Fort Washington 19034 Tel: (215) 641-1000 TWX: 510-661-2077

Intel Corp.\* 201 Penn Center Boulevard Suite 301W Pittsburgh 15235 Tel: (412) 823-4970 Q.E.D. Electronics 300 N. York Road Hatboro 19040 Tel: (215) 674-9600

TEXAS

Intel Corp.\* 12300 Ford Road Suite 380 Dallas 75234 Tel: (214) 241-8087 TWX: 910-860-5617 Intel Corp.\* 7322 S.W. Freeway Suite 1490 Houston 77074 Tel: (713) 988-8086 TWX: 910-881-2490 Industrial Digital Systems Corp. 5925 Sovereign Suite 101 Houston 77036 Tel: (713)988-9421

Intel Corp. 313 E. Anderson Lane Suite 314 Austin 78752 Tel: (512) 454-3628

UTAH Intel Corp. 268 West 400 South Salt Lake City 84101 Tel: (801) 533-8086

VIRGINIA Intel Corp. 1603 Santa Rosa Road Suite 109 Richmond 23288 Tel: (804) 282-5668

WASHINGTON Intel Corp. 110 110th Avenue N.E. Suite 510 Bellevue 98004 Tel: (206) 453-8086 TWX: 910-443-3002

Intel Corp. 450 N. Sunnyslope Road Suite 130 Brookfield 53005 Tel: (414) 784-9060

#### CANADA

ONTARIO

Intel Semiconductor of Canada, Ltd. 39 Hwy. 7, Bell Mews Nepean K2H 8R2 Tel: (613) 829-9714 TELEX: 053-4115

TELEX: 053-4115 Intel Semiconductor of Canada, Ltd. 50 Galaxy Boulevard Suite 12 Rexdale M9W 4Y5 Tel: (416) 675-2105 TELEX: 06983574

Intel Semiconductor of Canada, Ltd. 201 Consumers Road Suite 200 Willowdate M2J 4G8 Tel: (416) 494-6831 TeLEX: 4946831

QUEBEC

Intel Semiconductor of Canada, Ltd. 3860 Cote Vertu Road Suite 210 St. Laurent H4R 1V4 Tel: (514) 334-0560 TELEX: 05-824172

\*Field Application Location

# WISCONSIN

# EUROPEAN SALES OFFICES

#### BELGIUM

Intel Corporation S.A. Parc Seny Rue du Moulin a Papier 51 Boite 1 B-1160 Brussels Tel: (02)661 07 11 TELEX: 28414

#### DENMARK

Intel Denmark A/S\* Lyngbyvej 32F 2nd Floor DK-2100 Copenhagen East Tel: (01) 18 20 00 TELEX: 19567

#### FINLAND

Intel Finland OY Hameentie 103 SF - 00550 Helsinki 55 Tel: 0/716 955 TELEX: 123 332

#### EDANCE

Intel Corporation, S.A.R.L.\* 5 Place de la Balance Silic 223 94528 Rungis Cedex Tel: (01) 687 22 21 TELEX: 270475

#### FRANCE (Cont'd)

Intel Corporation, S.A.R.L. Immeuble BBC 4 Quai des Etroits 69005 Lyon Tel: (7) 842 40 89 TELEX: 305153

#### WEST GERMANY

Intel Semiconductor GmbH\* Seidlstrasse 27 D-8000 Muenchen 2 Tel: (89) 53891 TELEX: 05-23177 INTL D

Intel Semiconductor GmbH\* Mainzer Strasse 75 D-6200 Wiesbaden 1 Tel: (6121) 70 08 74 TELEX: 04186183 INTW D

Intel Semiconductor GmbH Brueckstrasse 61 7012 Fellbach West Germany Tet: (711) 58 00 82 TELEX: 7254826 INTS D

Intel Semiconductor GmbH\* Hohenzollern Strasse 5\* 3000 Hannover 1 Tel: (511) 34 40 81 TELEX: 923625 INTH D

Intel Semiconductor GmbH Ober-Ratherstrasse 2 D-4000 Dusseldorf 30 Tel: (211) 65 10 54 TELEX: 08-58977 INTL D

#### ISRAEL

Intel Semiconductor Ltd.\* P.O. Box 1659 Haifa Tel: 4/524 TELEX: 46511 ITALY

Intel Corporation Italia Spa\* Milanofiori, Palazzo E 20094 Assago (Milano) Tel: (02) 824 00 06 TELEX: 315183 INTMIL

#### NETHERLANDS

Intel Semiconductor Nederland B.V.\* Alexanderpoort Building Marten Meesweg 93 3068 Rotterdam Tel: (10) 21 23 77 TELEX: 22283

#### NORWAY

Intel Norway A/S P.O. Box 92 Hvamveien 4 N-2013 Skjetten Tel: (2) 742 420 TELEX: 18018

#### SWEDEN

Intel Sweden A.B.\* Box 20092 Archimedesvagen 5 S-16120 Bromma Tel: (08) 98 53 85 TELEX: 12261

#### SWITZERLAND

Intel Semiconductor A.G.\* Forchstrasse 95 CH 8032 Zurich Tel: (01) 55 45 02 \* TELEX: 57989 ICH CH

#### UNITED KINGDOM

Intel Corporation (U.K.) Ltd.\* 5 Hospital Street 5 Hospital Street Nantwich, Cheshire CW5 5RE Tel: (0270) 626 560 TELEX: 36620

Intel Corporation (U.K.) Ltd.<sup>•</sup> Pipers Way Swindon, Wiltshire SN3 1RJ Tel: (0793) 488 388 TELEX: 444447 INT SWN

\*Field Application Location

### EUROPEAN DISTRIBUTORS/REPRESENTATIVES

#### AUSTRIA

Bacher Elektronische Geraete GmbH Rotemuehlgasse 26 A 1120 Vienna Tel: (222) 83 63 96 TELEX: 11532 BASAT A

#### BELOUM

Inelco Belgium S.A. Ave. des Croix de Guerre 94 B1120 Brussels Tel: (02) 216 01 60 TELEX: 25441

#### 

MultiKomponent A/S Fabriksparken 31 DK-2600 Gloskrup Tel: (02) 45 66 45 TX: 33355

Scandinavian Semiconductor Supply A/S Nannasgade 18 DK-2200 Copenhagen Tel: (01) 83 50 90 TELEX: 19037

#### 

Oy Fintronic AB Melkonkatu 24 A SF-00210 Helsinki 21 Tel: (0) 692 60 22 TELEX: 124 224 Ftron SF

#### FRANCE

Generim Z.I. de Courtaboeuf Avenue de la Baltique 91943 Les Ulis Cedex-B.P.88 Tel: (6) 907 78 79 TELEX: F691700

Jermyn S.A. rue Jules Ferry 35 93170 Bagnolet Tel: (1) 859 04 04 TELEX: 21810 F

Metrologie La Tour d'Asnieres 1, Avenue Laurent Cely 92606-Asnieres Tel: (1) 791 44 44 TeLEX: 611-448

#### FRANCE (Cont'd)

Tekelec Airtronic Cite des Bruyeres Rue Carle Vernet F-92310 Sevres Tel: (01) 534 75 35 TELEX: 204552

#### WEST GERMANY

Electronic 2000 Vertriebs A.G. Neumarkter Strasse 75 D-8000 Munich 80 Tel: (89) 43 40 61 TELEX 522561 EIEC D

Jermyn GmbH Posttach 1180 Schulstrasse 48 D-6277 Bad Camberg Tel: (06434) 231 TELEX: 484426 JERM D

Celdis Enatechnik Systems GmbH Gutenbergstrasse 4 2359 Henstedt-Ulzburg 1 Tel: (04193) 4026 TELEX: 2180260

Proelectron Vertriebs GmbH Max Planck Strasse 1-3 6072 Dreieich bei Frankfurt Tel: (6103) 33564 TELEX: 417983

#### RELAND

Micro Marketing Glenageary Office Park Glenageary Co. Dublin Tel: (1) 85 62 88 TELEX: 31584

#### ISRAEL

Eastronics Ltd. 11 Rozanis Street P.O. Box 39300 Tel Aviv 61390 Tel: (3) 47 51 51 TELEX: 33638

#### ITALY

Eledra 3S S.P.A. Viale Elvezia, 18 I 20154 Milano Tel: (2) 34 97 51 TELEX: 332332

ITALY (Cont'd)

Intesi Milanfiori Pal. E/5 20090 Assago Milano Tel: (02) 82470 TELEX: 311351

### NETHERLANDS

Koning & Hartman Koperwerf 30 P.O. Box 43220 2544 EN's Gravenhage Tel: 31 (70) 210.101 TELEX: 31528

#### NORWAY

Nordisk Elektronic (Norge) A/S Postoffice Box 122 Smedsvingen 4 1364 Hvalstad Tel: (2) 786 210 TELEX: 77546

#### PORTIGAL

Ditram Componentes E Electronica LDA Av. Miguel Bombarda, 133 P1000 Lisboa Tel: (19) 545 313 TELEX: 14182 Brieks-P

#### SPAIN

Interface S.A. Ronda San Pedro 22,3 Barcelona 10 Tel: (3) 301 78 51 TWX: 51508

ITT SESA Miguel Angel 23-3 Madrid 10 Tel: (1) 419 54 00 TELEX: 27707

#### SWEDEN

AB Gosta Backstrom Box 12009 Alstroemergatan 22 S-10221 Stockholm 12 Tel: (8) 541 080 TELEX: 10135

SWEDEN (Cont'd)

Nordisk Electronik AB Box 27301 Box 27301 Sandhamnsgatan 71 S-10254 Stockholm Tel: (8) 635 040 TELEX: 10547

Industrade AG Gemsenstrasse 2 Postcheck 80 - 21190 CH-8021 Zurich Tet: (01) 363 23 20 TELEX: 56788 INDEL CH

Jermyn Industries Vestry Estate Sevenoaks, Kent Tel: (0732) 450144 TELEX: 95142

M.E.D.L. East Lane Road North Wembley Middlesex HA9 7PP Tel: (01) 904 93 07 TELEX: 28817

Rapid Recall, Ltd. Rapid House/Denmark St High Wycombe Berks, England HP11 2ER Tel: (0494) 26 271 TELEX: 837931

H. R. Microelectronics Enterprises P.O. Box 5604 San Jose, California 95150 Tel: 408/978-8000 TELEX: 278-559

#### SWITZERLAND

#### UNITED KINGDOM

Bytech Ltd. Unit 57 Unit 57 London Road Earley, Reading Berkshire Tel: (0734) 61031 TELEX: 848215

Comway Microsystems Ltd. Market Street UK-Bracknell, Berkshire Tel: 44 (344) 55333 TELEX: 847201

#### YUGOSLAVIA



INTEL CORPORATION, 3065 Bowers Ave., Santa Clara, CA 95051; Tel. (408) 987-8080. INTEL INTERNATIONAL, Brussels, Belgium; Tel. (02) 661 07 11. INTEL JAPAN k.k., Ibaraki-ken; Tel. 029747-8511.

PRINTED IN USA T-1435/0683/15K/Bofors CG