

# United States Patent [19]

## Richter et al.

#### [54] EMULATING OPERATING SYSTEM CALLS IN AN ALTERNATE INSTRUCTION SET USING A MODIFIED CODE SEGMENT DESCRIPTOR

- [75] Inventors: David E. Richter, San Jose; Jay C.
  Pattin, Redwood City; James S.
  Blomgren, San Jose, all of Calif.
- [73] Assignee: Exponential Technology, Inc., San Jose, Calif.
- [21] Appl. No.: 277,905
- [22] Filed: Jul. 20, 1994

#### **Related U.S. Application Data**

- [63] Continuation-in-part of Ser. No. 179,926, Jan. 11, 1994.

- [58] Field of Search ...... 395/375, 500,
- 395/800, 700

#### [56] References Cited

#### **U.S. PATENT DOCUMENTS**

3,764,988	10/1973	Omishi	395/375
4,077,058	2/1978	Appell et al.	395/650
4,633,417	12/1986	Wilburn et al	364/550
4,763,242	8/1988	Lee et al	395/500
4,780,819	10/1988	Kashiwagi	395/500
4,794,522	12/1988	Simpson	395/500
4,812,975	3/1989	Adachi et al	395/500
4,821,187	4/1989	Ueda et al	395/375
4,841,476	6/1989	Mitchell et al	395/500
4,876,639	10/1989	Mensch, Jr.	395/500
4,928,237	5/1990	Bealkowski et al	395/500
4,942,519	7/1990	Nakayama	395/775
4,943,913	7/1990	Clark	395/700
4,972,317	11/1990	Buonomo et al	395/375
4,992,934	2/1991	Portanova et al	395/375
5,053,951	10/1991	Nusinov et al	395/425
5,077,657	12/1991	Cooper et al	395/500
5,097,407	3/1992	Hino et al	395/375
5,136,696	8/1992	Beckwith et al	395/375
5,167,023	11/1992	de Nicolas et al	395/375
5,210,832	3/1993	Maier et al	395/375

### [11] **Patent Number:** 5,481,684

### [45] **Date of Patent:** Jan. 2, 1996

5,226,164	7/1993	Nadas et al	395/800
5,230,069	7/1993	Brelsford et al	395/400
5,241,636	8/1993	Kohn	395/375
5,255,379	10/1993	Melo	395/400
5,269,007	12/1993	Hanawa et al	395/375
5,287,465	2/1994	Kurosawa et al	275/375
5,291,586	3/1994	Jen et al	395/500

#### OTHER PUBLICATIONS

Combining both micro-code and Hardwired control in RISC by Bandyophyay and Zheng, Sep. 1987 Computer Architecture News pp. 11–15.

Combining RISC and CISC in PC systems By Garth, Nov. 1991 IEEE publication (?) pp. 10/1 to 10/5.

A 5.6-MIPS Call-Handling Processor for Switching Systems by Hayashi et al., IEEE JSSC Aug. 1989.

Primary Examiner—Parshotam S. Lall Assistant Examiner—Viet Vu Attorney, Agent, or Firm—Stuart T. Auvinen

Automey, Ageni, or Fum—Stuart 1. Autome

#### [57] ABSTRACT

The CISC architecture is extended to provide for segments that can hold RISC code rather than just CISC code. These new RISC code segments have descriptors that are almost identical to the CISC segment descriptors, and therefore these RISC descriptors may reside in the CISC descriptor tables. The global descriptor table in particular may have CISC code segment descriptors for parts of the operating system that are written in x86 CISC code, while also having RISC code segment descriptors for other parts of the operating system that are written in RISC code. An undefined or reserved bit within the descriptor is used to indicate which instruction set the code in the segment is written in. An existing user program may be written in CISC code, but call a service routine in an operating system that is written in RISC code. Thus existing CISC programs may be executed on a processor that emulates a CISC operating system using RISC code. A processor capable of decoding both the CISC and RISC instruction sets is employed. The switch from CISC to RISC instruction decoding is triggered when control is transferred to a new segment, and the segment descriptor indicates that the code within the segment is written in the alternate instruction set.

#### 6 Claims, 5 Drawing Sheets







FIG. 2





FIG. 4



15

25

60

#### EMULATING OPERATING SYSTEM CALLS IN AN ALTERNATE INSTRUCTION SET USING A MODIFIED CODE SEGMENT DESCRIPTOR

#### BACKGROUND OF THE INVENTION—RELATED APPLICATIONS

This application is a Continuation-in-Part of copending application for a "Dual-Instruction-Set Architecture CPU <sup>10</sup> with Hidden Software Emulation Mode", filed Jan. 11, 1994, U.S. Ser. No. 08/179,926, having a common inventor and assigned to the same assignee as the present application.

#### BACKGROUND OF THE INVENTION—FIELD OF THE INVENTION

The present invention relates to a dual-instruction-set processor, and more particularly to a method and apparatus for emulating operating system calls using instructions from <sup>20</sup> a second instruction set.

#### BACKGROUND OF THE INVENTION—DESCRIPTION OF THE RELATED ART

An enormous base of software has been written for existing operating systems such as the DOS<sup>TM</sup> and Windows<sup>TM</sup> operating systems produced by Microsoft Corporation of Redmond, Wash. However, these operating systems <sup>30</sup> presently must be executed on x86 microprocessors manufactured by Intel Corporation of Santa Clara, Calif., and others. The x86 architecture is an old complex instruction set computer (CISC) architecture and is quite different from today's highly optimized reduced instruction set computers <sup>35</sup> (RISCs).

It is greatly desired to use newer RISC processors since they are potentially less expensive and faster. The PowerPC<sup>TM</sup> architecture by IBM, Motorola and Apple Computer uses a RISC instruction set. However, the PowerPC<sup>TM</sup> 40 cannot directly execute programs written for x86 CISC operating systems such as DOS<sup>TM</sup> and Windows<sup>TM</sup>. Emulation programs such as the SoftPC program by Insignia Corporation translate x86 CISC instructions to RISC instructions, but the performance is reduced relative to running x86 code directly.

A dual-instruction-set CPU was disclosed in the related application entitled "Dual-Instruction-Set Architecture CPU with Hidden Software Emulation Mode", filed Jan. 11, 1994, 50 U.S. Ser. No. 08/179,926. That application is assigned to the same assignee as the present application. The dual-instruction set CPU contains hardware so that it can decode instructions from two entirely separate instruction sets.

What is desired is a method and apparatus to trigger a 55 switch from one instruction set to another instruction set when a call to a support routine in an operating system is made.

#### SUMMARY OF THE INVENTION

The present invention allows code from a first instruction set to reside within a segment defined by a second instruction set. For example, RISC instruction code may reside within a CISC segment. The CISC architecture is extended 65 to provide for segments that can hold RISC code or CISC code.

In a broad sense the present invention is directed toward a segment descriptor for a dual-instruction-set processor. The processor executes instructions from a first instruction set and a second instruction set that are substantially independent. The segment descriptor describes a segment in memory containing program code. The segment descriptor has a location indicating means for indicating a location of the segment in the memory; attribute indicating means for indicating attributes of access to the segment; and an instruction set indicating means for indicating that an instruction set of the program code located within the segment belongs to one of a first instruction set and a second instruction set.

The instruction set indicating means has a first state for indicating that the program code contains instructions from the first instruction set, and a second state for indicating that the program code contains instructions from the second instruction set. The program code in the segment contains instructions from one of the first instruction set and the second instruction set.

In another aspect of the present invention the first instruction set is a complex instruction set computer (CISC) instruction set while the second instruction set is a reduced instruction set computer (RISC) instruction set. The first instruction set has a first encoding of operations to opcodes, while the second instruction set has a second encoding of operations to opcodes. The first encoding of operations to opcodes is substantially independent from the second encoding of operations to opcodes. Thus the two instruction sets may be entirely separate and independent instruction sets.

An undefined or reserved bit within the segment descriptor is used for the instruction set indicating means to indicate which instruction set the program code in the segment is written in. The switch from CISC to RISC instruction decoding is triggered when control is transferred to a new segment, and the segment descriptor indicates that the code within the segment is written in the alternate instruction set.

The present invention allows an existing user program written in CISC code to call a service routine in an operating system that is written in RISC code. Thus existing CISC programs may be executed on a dual-instruction-set processor which can execute RISC code to emulate a CISC operating system.

#### BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 shows the steps to service an x86 hardware interrupt.

FIG. 2 is a CISC call gate descriptor.

FIG. **3** is a block diagram of a CPU with segmentation and paging.

FIG. 4 is a diagram of a CISC segment descriptor.

FIG. 5 is a block diagram of a dual-instruction-set CPU.

#### DETAILED DESCRIPTION

The present invention relates to an improvement in processing. The following description is presented to enable one of ordinary skill in the art to make and use the present invention as provided in the context of a particular application and its requirements. Various modifications to the preferred embodiment will be apparent to those with skill in the art, and the general principles defined herein may be applied to other embodiments. Therefore, the present invention is not intended to be limited to the particular embodiments shown and described, but is to be accorded the widest scope consistent with the principles and novel features herein disclosed.

A dual-instruction-set CPU was disclosed in the related application entitled "Dual-Instruction-Set Architecture CPU with Hidden Software Emulation Mode", filed Jan. 11, 1994, U.S. Ser. No. 08/179,926, hereby incorporated by reference. 5 That application is assigned to the same assignee as the present application. The dual-instruction set CPU contains hardware so that it can decode instructions from two entirely separate instruction sets. A page fault or exception would cause the instruction set being decoded to switch. Thus if a page fault occurred when the CISC instruction set was being decoded, execution would switch to the RISC instruction set. CISC instructions that were not directly supported in hardware would also cause a switch to the RISC instruction set. 15

Although the related application works effectively for many applications, calls from user programs to support routines in the x86 CISC operating system do not normally cause an exception or page fault to occur. Thus the support routines in the operating system would be executed from 20 x86 CISC code. Since RISC code is believed to be more efficient than x86 CISC code, it would be preferable to execute as much code as possible in RISC rather than in CISC. Because of the enormous number of user programs written in x86 CISC code, it is not feasible to convert each 25 program over to RISC code. Indeed, it is highly desirable to be able to execute unmodified user programs. However, most of these user programs use (or call) support routines that are supplied by the operating system. Since DOS™ and Windows<sup>TM</sup> are by far the most widely used operating 30 systems on personal computers (PC's), it is desired to write RISC code for emulating the support routines in these two operating systems. Thus when an x86 CISC user program calls a support routine in either the DOS<sup>TM</sup> or Windows<sup>TM</sup> operating systems, the support routine could be written in 35 the RISC code, improving performance over the original support routine written in x86 code. However, a method is needed to trigger the switch from decoding CISC instructions to decoding RISC instructions when the support routine is called. 40

The operating system (O/S), or possibly the Basic Input/ Output System (BIOS), may provide support routines that a user program may access. The user program may transfer control to the operating system in the following ways:

Exception

External Interrupt

Software Interrupt

Far Call or Far Jump.

Each of these methods to transfer control from a user 50 program to the operating system will be discussed next. EXCEPTIONS

An exception occurs when an instruction is executed that causes some sort of error. A divide instruction that attempts to divide by zero would cause a divide-by-zero exception, 55 invoking a service routine in the operating system to handle the error. The service routine in this case would typically display an error message to the user and terminate the program.

Other causes of exceptions include attempting to execute 60 an undefined or illegal opcode, reaching a program check or break point, attempting to access memory that is out of the bounds for the segment, writing to a read-only segment, or accessing a segment that is valid but is not currently present in the system RAM. Page faults, where the page of memory 65 being accessed is not present in the main memory but only on the disk, can also cause an exception.

The proper service routine is determined by accessing an interrupt table or interrupt descriptor table to fetch the starting address for the service routine for the particular exception. When an exception occurs, control is transferred to a service routine for the particular exception. The processor itself, however, supplies an entry number for an interrupt table.

#### EXTERNAL INTERRUPTS

An external device may signal an interrupt to the processor. For example, a user may strike a key on the keyboard, which would generate a keyboard interrupt to the processor. The processor will perform an external interrupt acknowledge cycle to allow the external device to identify an interrupt number. The interrupt number identifies an entry in the interrupt table which points to a service routine in the operating system for the external device.

SOFTWARE INTERRUPTS

A wide variety of O/S support routines may be accessed by programming a software interrupt into the user code. A software interrupt is an instruction that emulates a hardware interrupt. The software interrupt instruction causes the interrupt table to be accessed. The software interrupt instruction has a parameter that specifies a unique entry in the interrupt table. When an interrupt is encountered, the interrupt table is consulted to determine the address where the interrupt service routine is located in memory. The processor loads this address and begins executing instructions from this address, the location of the service routine. Upon completion of the service routine, control is transferred or returned back to the user program. Application programs running under DOS typically use software interrupt instructions to invoke DOS routines.

#### FAR CALLS AND JUMPS

Application programs running under Windows<sup>™</sup> occasionally use software interrupts to invoke operating system routines, but the bulk of the Windows<sup>™</sup> operating system routines are invoked by a far call instruction. For example, a user application may call the "CreateWindow" command while running under Windows<sup>™</sup> to have a new window opened. The user application program executes a far call instruction to transfer control to a different segment where the Windows<sup>TM</sup> CreateWindow routine is located. A far call is a transfer of control to code which resides in a different segment, which also saves the instruction pointer and code 45 segment register onto a stack in memory. The CreateWindow routine returns to the application program by executing a far return instruction, which restores the instruction pointer and code segment from the stack.

A segment descriptor is accessed and examined when a far call occurs, because control is transferred to a new segment. However, no interrupt is signaled.

INTERRUPT SERVICE ROUTINES

Many support routines supplied by the operating system are accessed when an external hardware interrupt is signaled to the processor. FIG. 1 shows the steps to service an x86 hardware interrupt. In the x86 architecture, only one pin or input to the processor is provided for most interrupts. Therefore, the processor must determine what the cause of the external interrupt is by generating an interrupt acknowledge cycle, when the external devices send an interrupt number or vector back to the processor. The interrupt vector specifies the device causing the interrupt, for example the keyboard. The interrupt vector is also known as an entry number, which specifies an entry in an interrupt table stored in memory. In the x86 architecture, the entry number is multiplied by eight, since each entry in the interrupt table occupies eight address locations, to specify the address of the entry in the interrupt table in memory. The entry stored in the interrupt table is a starting address where a support routine to service the interrupt is stored. The starting address of the interrupt service routine is loaded into the processor's instruction pointer and code segment register, while the old 5 values for the instruction pointer and code segment register, and the flags register, are stored on a stack in memory.

The support routine is then executed starting with the instruction fetched from the starting address stored in the entry in the interrupt table. The support routine, or interrupt 10 service routine, is executed, and control is returned to the user program when the end of the service routine is reached, by retrieving the old values for the instruction pointer, code segment and flags registers from the stack.

As an example, the user may strike a key on the keyboard. 15 The keyboard controller would signal to the processor an interrupt request over the shared interrupt input. The processor then "services" this interrupt. First, an interrupt acknowledge cycle is run when the keyboard's interrupt number, 09 hex, is supplied to the processor. The interrupt 20 number is multiplied by 8 hex, and the result, 48 hex, is tadded to the interrupt descriptor table base register, yielding the address of the keyboard's entry in the interrupt table. A memory cycle is run at this address to fetch the contents of the interrupt descriptor table entry number at 48 hex, and the 25 contents are stored in the processor. The old instruction pointer, code segment and flags registers are stored to the stack, and then the contents of the keyboard's entry from the interrupt table are loaded into the instruction pointer and code segment register. Execution then transfers to the key- 30 board interrupt service routine pointed to by the contents of the keyboard's entry from the interrupt table, which is a starting address for the keyboard service routine. This routine performs an I/O read of the keyboard to determine which key was struck, and then terminates and returns 35 control to the user program by retrieving the old instruction pointer, code segment and flags registers from the stack.

To service an x86 software interrupt, the steps are similar to those for the hardware interrupt of FIG. 1 except that an external interrupt acknowledge cycle is not necessary 40 because the software interrupt instruction specifies the interrupt number and entry.

#### INTERRUPT TABLE DESCRIPTORS

The entries in the interrupt descriptor table are descriptors, similar to descriptors for segments. An offset address in 45 the interrupt descriptor provides the entry point within the code segment jumped to. A selector field in the interrupt descriptor identifies the segment the interrupt service routine is located in. Privilege and access checks are performed for the interrupt descriptor just as they are done for segment 50 descriptors. The interrupt descriptor table may contain a special descriptor, called a task gate, which causes the interrupt service routine to run in a separate context. CISC CONTROL TRANSFERS TO RISC

A signal is needed to cause the processor to switch the 55 instruction set being decoded. An exception or interrupt can provide this signal, or a separate instruction can be defined to switch instruction sets. Jumping from a CISC user program to another segment written in RISC code without signaling an interrupt or exception could cause unpredictable results or even a system crash unless a method is employed to trigger the switch to RISC decoding. Additionally, routines within the operating system may jump to other operating system routines that may not be implemented in RISC code but in CISC code. Ideally the type of code, RISC 65 or CISC, would be indicated when a jump or control transfer occurs, regardless of what caused the jump. When called from a CISC user program, the O/S service routine could begin with a special instruction to switch to the RISC instruction set. However, if this same O/S service routine were call from a RISC user program, then a separate entry point would be needed for the RISC program, because the special instruction to switch instruction sets should not be executed. Thus two entries would be needed for each O/S service routine. The RISC entry point could be the start of the service routine, but CISC programs would first have an entry point to execute the special instruction to switch to RISC code, and then jump to the RISC entry point. On return from the O/S service routine, CISC code would have to again execute a special instruction to switch back to CISC instruction decoding.

Having two entry points for each O/S service routine is undesirable as it increases the memory requirement for the interrupt table. Performance would decrease because parameters or return values passed to and from the O/S service routine could have to be copied, saved, or re-arranged in registers or memory. One or more additional instructions would have to be executed, also reducing performance. Maintaining and verifying the operating system would be more difficult.

Ideally either RISC or CISC code could use the same interrupt descriptor table and entry points. The O/S service routines would be independent of the user's instruction set.

The inventors have recognized all of these operating system calls cause a control transfer to a different segment. The switch to the RISC instruction set is therefore best triggered by loading the new segment descriptor. Each segment is written in either RISC or CISC code, and its segment descriptor indicates the instruction set for the code in that segment. Thus if a jump occurs to a segment that has a descriptor indicating RISC code, then the processor will switch to RISC decoding if it is currently decoding CISC. The cause of the jump, be it an interrupt, exception, or merely a far jump to another segment, is irrelevant; the target segment type will cause the proper instruction set to be decoded for the new segment.

### X86 CISC SEGMENTATION

Segments are variable-sized blocks of memory, delineated by a segment base address and a bound or limit that is equal to the size or length of the segment. Segments can be of several types such as code, data, stack, or system management. The operating system typically manages segments by managing descriptors that identify the location and type of each segment. Segments can be used to protect one user or task from another, allowing for multi-user and multi-tasking systems.

FIG. 3 is a block diagram of address generation in a typical x86 processor, which includes both segmentation and paging. ALU 80 calculates a virtual address 82 from address components indicated by an instruction being processed. ALU 80 or other decode logic (not shown) indicates which segment is being referenced by the instruction and selects one segment descriptor 30' in a segment descriptor register array 33. The selected segment descriptor 30' includes a base address field which outputs the base or starting address of the selected segment on line 86, and a limit or upper bound which is outputted on line 90. Virtual address 82 is added to the base address 86 in segment adder 92, to produce a linear address 88. The segment adder 92 must be a full 32-bit adder in the x86 architecture because segments can begin and end on any boundary, down to single-byte granularity. Other architectures that restrict the segment to begin and end on page boundaries need not add the lower 12 bits, and thus can use a smaller adder.

Subtractor 94 subtracts the virtual address 82 from the limit on line 90. If a negative value results, then the virtual address exceeds the limit and a segment overrun error is signaled. A second adder/subtractor could be used to check the lower bound of the segment; however if the lower bound is always virtual address 0, then the segment adder 92 can be used for the lower bound check. If the result is a negative number then the lower bound has been violated. Thus the negative flag or the sign bit may be used for lower bound checking. Comparators may also be employed for bounds 10 checking.

Linear address **88** is translated to a physical address by translation-lookaside buffer or TLB **96**, which is a small cache of the page translation tables stored in main memory. The TLB **96** translates the upper 20 bits of the linear address 15 by searching the associative TLB cache for a match, and if one is found, then replacing these upper 20 bits with another 20 bits stored in the TLB **96**.

If the linear address is not found in the TLB, then a miss is signaled to the translator **98**, which accesses the page 20 tables in main memory and loads into the TLB the page table entry that corresponds to the linear address. Future references to the same page will "hit" in the TLB, which will provide the translation. Translator **98** may be implemented entirely in hardware, entirely in software, or in a combina-25 tion of hardware and software.

#### SEGMENT DESCRIPTORS

FIG. 4 is a diagram of a segment descriptor in the x86 architecture. The descriptor 30 consists of two 4-byte double-words 30A and 30B. The beginning address of the 30 segment is determined by the segment base 32, which is split among three fields, a first base field 32A in the first doubleword 30A, having bits 15 to 0 of the base address, a second base field 32B in the second double-word 30B, having bits 23 to 16 of the base address, and a third base field 32C in the 35 second double-word, having bits 31 to 24 of the base address. Combining fields 32A, 32B, and 32C yields a 32-bit segment base address. Likewise the upper bound or limit of the segment 34 is broken up among two fields, a first limit field 34A in the first double-word 30A, and a second limit 40 field 34B in the second double-word 30B. Combining fields 34A and 34B yields a 20-bit limit for the segment. The limit 34 is the length or size of the segment.

Many attribute bits are provided to control access to the segment and to further define the segment, or to aid the 45 operating system in management of the segment. The x86 architecture defines the following attribute bits:

Р	Present bit. $1 =$ segment is present in memory;	
	0 = not present in memory	
DPL	Descriptor Privilege Level 3-0	
S	Segment type $1 = User Code/data; 0 = system$	
Туре	Segment Type (see below)	
A	Accessed	
G	Granularity $1 = page/4K; 0 = byte$	
D	Default Operation Size $1 = bit$ ; $0 = 16 bit$	
AVL	Available for user or O/S, extra bit	

The system field **38** breaks segments into two broad classes: system segments that are used by the operating 60 system, and user segments, such as code, data, and stack segments. The Type field **36** further defines the type of segment pointed to by the descriptor. Some of the other attribute bits may change definition depending upon the segment type. Three bits are used to encode the type, so  $2^3$  65 or 8 types are possible. For user segments, the type bits indicate if the segment is executable, writable, or readable.

A code segment would be executable but not writable, while a data segment would be writable but not executable. For system segments, the accessed bit **40** is used as an extra type bit so that the type field is now 4 bits for system segments. The system segment types defined by Intel are shown in Table 1.

TABLE 1

	System	Segment Types	
	Type Code	Segment/gate	
	0	Invalid	
	1	286 TSS	
	2	LDT	
	3	286 TSS Busy	
	4	286 Call Gate	
	5	Task Gate	
	6	286 Interrupt Gate	
	7	286 Trap Gate	
	8	Invalid	
	9	486 TSS	
,	Α	Reserved by Intel	
	В	TSS Busy	
	С	486 Call Gate	
	D	Reserved by Intel	
	Е	486 Interrupt Gate	
	F	486 Trap Gate	
		-	

#### GATE DESCRIPTORS

55

FIG. 2 is a diagram of a gate descriptor in the x86 architecture. Gate descriptors control access to entry points into a code segment. Interrupt gate descriptors are placed in the interrupt descriptor table in protected mode. The gate descriptor 20 consists of two 4-byte double-words 20A and 20B. The beginning address of the service routine within the segment is determined by the offset 24, which is split among two fields, a first offset field 24A in the first double-word 20A, having bits 15 to 0 of the offset address, and a second offset field 24B in the second double-word 20B, having bits  $\mathbf{31}$  to  $\mathbf{16}$  of the offset address. Combining fields  $\mathbf{24A}$  and  $\mathbf{24B}$ yields a 32-bit offset address within the segment. A selector 22 identifies the segment that is the target of the gate descriptor. The target segment will have its own segment descriptor, such as the descriptor shown in FIG. 4, which must be accessed and checked before code can be fetched from the target segment.

Many attribute bits are provided to define the control transfer gate. The x86 architecture defines the following attribute bits:

50	Р	Present bit. $1 =$ segment is valid; $0 =$ not valid
	DPL	Descriptor Privilege Level 3-0
	WD CNT	Number of parameters passed to procedure
	Trme	Sammant Trung (and Table 1)
	rype	Segment Type (see Table 1)

The type of gate can be interrupt, task switch, trap, or call, depending upon the type of control transfer defined by the gate. Table 1 also shows the types of gate descriptors defined for the x86 architecture. The last 4 rows of Table 1 are gate descriptor types while the first four rows of Table 1 are segment descriptor types.

SEGMENT CODE DESCRIPTORS INDICATING INSTRUCTION SET

The x86 segment descriptors may be modified to indicate that the segment descriptor refers to a segment containing RISC code rather than x86 CISC code. An invalid or reserved combination of bits in the segment descriptor can be used to indicate that the processor should switch to decoding RISC code rather than CISC code when accessing code in this segment. Bit 21 in the second double-word of the segment descriptor of FIG. 4 is normally always zero for x86 systems. Setting this bit to one, which could cause a prior-art x86 system to perform an undocumented function, 5 would indicate to a dual-instruction-set processor of the present invention that the segment contains code written in a RISC instruction set rather than the x86 CISC instruction set.

Setting bit **21** to a one is the preferred technique for 10 indicating RISC code within a segment because this bit can be set for any type of segment, system or user. However, other ways of indicating RISC code are also possible. Table 1A showed that four types of system segments were either invalid or reserved for Intel. Setting a descriptor for a system 15 segment to one of these invalid or reserved types could also indicate that the segment contains RISC code.

RISC data structures may differ from x86 data structures. For example, the order of the bytes in a data word can be either "big endian" or "little endian", depending upon 20 whether the most significant bit is in the highest byte or the lowest byte of the data word. Invalid or reserved segment descriptor types could also be used to indicate that a RISC data structure and byte-ordering is to be used when accessing the data in the segment rather than the default CISC 25 byte-ordering.

#### CISC USER CODE CALLING RISC O/S ROUTINES

Regardless of the reason for a control transfer, when a new segment is accessed the segment descriptor is checked to see if it indicates that the new segment contains RISC 30 code or data. If so, then the processor will use a RISC instruction decoder rather than the CISC instruction decoder when executing instructions from the new segment. Any type of inter-segment transfer of control will force the processor to check the new segment descriptor to determine 35 which instruction set to decode. Operating system calls from user code will cause an inter-segment jump, whether a software or hardware interrupt is used, or if a far jump directly to the address of the service routine is employed. The present invention will operate properly, checking the 40 instruction set for the new segment, as long as the operating system is invoked by an inter-segment control transfer.

Great flexibility is provided by the present invention. The operating system no longer must be written in a single instruction set. An x86 operating system such as DOS<sup>TM</sup> or 45 Windows<sup>TM</sup> may be re-written entirely in PowerPC<sup>TM</sup> RISC code, yet still execute x86 programs. The entire operating system does not have to be converted to RISC code however. Parts of the operating system may be re-written while other parts may be left in the original x86 code. While RISC code, especially if a complex CISC instruction is able to perform the function efficiently. Thus the operating system may be optimized using either of two instruction sets. Additionally, 55 user applications may also be written in either or both instruction sets.

#### PROTECTION MECHANISMS

The segment descriptors are stored in memory in tables. For the x86 architecture, a global descriptor table contains 60 segment descriptors that are available to all tasks and users in a system. Each task or user will generally have its own local descriptor table storing segment descriptors for its own segments. Thus one user's segments are protected from another user because his segment descriptors are stored in 65 his own local table. System descriptors are located in the global table, while user code, data, and stack segment descriptors are usually located in a user's local descriptor table. The interrupt table is usually shared by all users, and its entries are similar to segment descriptors. Rather than storing a segment base address and a limit, the interrupt descriptors contain an identifier to select a new segment, and an offset to specify a starting address to jump to within that segment.

Using the present invention, RISC code can reside within a CISC segment. The CISC architecture is extended to provide for segments that can hold RISC code rather than just CISC code. These new RISC code segments have descriptors that are almost identical to the CISC segment descriptors, and therefore these RISC descriptors may reside in the CISC descriptor tables. The global descriptor table in particular may have CISC code segment descriptors for parts of the operating system that are written in x86 CISC code, while also having RISC code segment descriptors for the parts of the operating system that are written in RISC code.

When control is passed to a new code segment, the segment descriptor is fetched from the global or local descriptor table, and protection checks are performed as usual. The present bit stored in the segment descriptor is examined, and an error is signalled if the segment is not present in memory. The type of the segment is checked, and an error is signalled if the segment is not a code segment. The privilege level in the descriptor is examined and a segment error is signaled if the privlege rules are violated. These protection checks are done without regard to the type of code residing in the segment, be it RISC or CISC.

Referring to FIG. 5, if the protection checks pass, then control is transferred to the new segment by loading the new segment base address into the processor's code segment register 10, and fetching the next instruction from the address pointed to by the instruction pointer 64 (IP). Before this instruction is decoded, the segment register 10 is also loaded with the instruction set type bit 21, from the segment descriptor. If the instruction set type bit 21 indicates that RISC code is to be decoded, then the RISC instruction decode unit is enabled and its output selected by mux 46 to be sent to the execute unit 48. If the instruction set type bit 21 indicates that CISC code is to be decoded, then the CISC instruction decode unit is enabled and its output selected by mux 46 to be sent to the execute unit 48. Mode control 42copies the instruction set type bit 21 from line 12 to the RISC/CISC bit in mode register 68.

#### **CPU HARDWARE**

The next pages provide further background on the processor hardware used to implement a dual-instruction set processor. The present application is a Continuation-in-Part of the parent copending application for a "Dual-Instruction-Set Architecture CPU with Hidden Software Emulation Mode", filed Jan. 11, 1994, U.S. Ser. No. 08/179,926, having a common inventor and assigned to the same assignee as the present application.

FIG. 5 shows a simplified block diagram of a CPU that can execute both RISC and CISC instructions. Instruction Pointer 64 indicates the instruction to be decoded in instruction fetch unit 62. This instruction is sent to Instruction Decode (ID) 66. Instruction decode 66 is composed of three sub-blocks, one for decoding CISC instructions, another for decoding RISC instructions, and a third sub-block for decoding extended RISC instructions for emulation mode. The extended instructions are at the highest privilege level, higher than even the operating systems that may be running under RISC of CISC modes. These extended instructions offer access to all the system resources, including mode register 68. Mode register 68 contains bits to indicate the

current operating mode of the CPU. One bit selects between the RISC and CISC user modes, while another bit enables the extended RISC instructions for emulation mode.

Instruction decode **66** is a partial instruction decode unit, in that it fully decodes only about 50% of the x86 CISC 5 instructions, and about 85% of the PowerPC<sup>TM</sup> RISC instructions. Several well-known implementations are possible for instruction decode **66**. For example, random logic may be used to decode the instruction set defined by an opcode map such as Tables 2 and 3. Opcode maps in Tables 10 2 and 3 are similar to logic truth tables in that they fully specify the logic equations needed to decode the instruction set. Instructions that are not fully decoded are not directly supported by hardware, and signal an "unknown opcode" on line **70** to mode control **42**, which causes emulation mode to 15 be entered.

The same opcode may map to different operations or instructions in the two instruction sets, requiring separate decode units for each instruction set. Since emulation code runs a superset of the RISC code, additional logic to decode 20 these extended instructions is provided with the RISC decode block. The extended emulation mode instructions are enabled by enable block 44, which is controlled by the emulation mode bit in the mode register 68. Multiplexer or Mux 46 selects the decoded instruction from either the RISC 25 or the CISC decode sub-block. Mux 46 is controlled by the RISC/CISC mode control bit in mode register 68. When emulation mode is entered, the RISC/CISC bit must be set to the RISC setting and the emulation mode bit enabled, because RISC instructions may also be executed by the 30 emulation code.

The decoded instruction is passed from mux 46 to execute unit 48, which can perform arithmetic functions and address generation. General-purpose registers 50 supply operands to the execute unit 48. Since a full segmentation unit is not 35 provided, segment addition must be performed by the execute unit when needed as part of normal address generation. Limit checking is provided by hardware associated with the TLB in conjunction with the emulation driver.

Execute unit **48** is designed to execute the simpler CISC 40 and RISC instructions, and thus has reduced complexity relative to traditional execute units on CISC and even RISC CPU's. Since only simple instructions are directly supported, the unit can be made to operate at higher speed than if all instructions were supported. Microcode can be mini-45 mized or even eliminated because complex instructions are supported by algorithms stored in emulation memory. These algorithms are not merely microcode stored off chip, which would require much more memory, but are higher-level routines composed of RISC instructions and extended 50 instructions.

Any address generated by execute unit **48** is sent to the TLB **52**, which performs an associative search on the input virtual address and translates it to a physical address output on bus **54**. The page or upper address is from the TLB and 55 the offset or lower address is bypassed around the TLB. TLB **52** can translate virtual addresses from the execute unit **48** to physical addresses if segmentation is disabled, or translate a linear address generated by addition in the address generation unit to a physical address. If the segment begins or ends 60 on a page, then special hardware is required to specify that emulation mode should be entered if the address is close to the segment boundary, or within the physical page but outside the segment.

If the translation is not present in the TLB, a miss is 65 signaled which causes emulation mode to be entered. Emulation mode is always used to load the TLB, allowing the

emulation driver the highest level of control over address mapping and translation. Mode control 42 causes emulation mode to be entered whenever a miss is signaled from TLB 52, or an unknown opcode is detected by instruction decode 66. Normal exceptions, interrupts, and traps from the execute unit and other units also cause emulation mode to be entered, giving great flexibility in system design. Mode control 42 sets and clears the RISC/CISC and emulation mode control bits in mode register 68. When entry to emulation mode is requested, entry point block 56 generates the proper entry point vector or address in the emulation portion of memory, and loads this address into the instruction pointer 64. Thus the CPU will begin fetching and executing instructions at the specified entry point, where the emulation driver contains a routine to handle the exception, TLB miss, or to emulate the unknown instruction. Instruction decode 66 can provide the opcode itself and other fields of the instruction to the entry point logic, to allow the entry point to be more fully specified. Thus one entry point could be defined for a REP MOVS with a byte operand while another entry point is defined for a REP MOVS instruction with a long-word operand. Table 2 shows the entry points from CISC mode. For example, the REP MOVS byte instruction enters the emulation code at A4 hex, while REP MOVS longword enters at A5 hex. A TLB miss with segment 0 enters at 18 hex, while a far RETurn in x86 real mode enters at CA hex.

If the CISC user program executes an instruction to enable or disable translation and the TLB, the instruction may be detected by the instruction decode **66**, causing an unknown instruction to be signaled over line **70** to mode control **42**, causing emulation mode to be entered. Execute unit **48** may also detect an attempt to enable or disable the TLB, and signal mode control **42** by asserting TLB enable detect **49**. TLB enable detect **49** does not enable or disable the TLB as is does for a prior-art CISC CPU; instead it causes emulation mode to be entered, which will emulate the effect the instruction would have had. However, the TLB is not disabled. Thus emulation mode has complete control over the TLB.

#### RISC INSTRUCTION DECODE

The RISC sub-block of instruction decode **66** decodes the PowerPC<sup>TM</sup> RISC instruction set. All instructions are 32 bits in size, and some require two levels of instruction decoding. The first level determines the basic type of instruction and is encoded in the 6 most significant bits. Table 3 shows the 64 possible basic or primary opcode types. For example, 001110 binary (0E hex) is ADDI-add with an immediate operand, while 100100 (24 hex) is STW-store word. The CPU executes the 45 unshaded opcodes directly in hardware. The fifteen darkly shaded opcodes, such as 000000, are currently undefined by the PowerPCTM architecture. Undefined opcodes force the CPU into emulation mode, where the emulation driver executes the appropriate error routine. Should instructions later be defined for these opcodes, an emulator routine to support the functionality of the instruction could be written and added to the emulator code. Thus the CPU may be upgraded to support future enhancements to the PowerPCTM instruction set. It is possible that the CPU could be field-upgradable by copying into emulation memory a diskette having the new emulation routine.

The second level of instruction decoding is necessary for the remaining four lightly shaded opcodes of Table 3. Another 12-bit field in the instruction word provides the extended opcode. Thus one primary opcode could support up to 4096 extended opcodes. Primary opcode 010011, labeled "GRP A" in Table 3, contains instructions which operate on the condition code register, while groups C and D (opcodes 111011 and 111111 respectively) contain floating point operations. Group B (opcode 011111) contains an additional version of most of the primary opcode instruc- 5 tions, but without the displacement or immediate operand fields. Most group B and many instructions from groups A, C, and D are directly supported by the CPU's hardware, and the RISC instruction decoder thus supports some decoding of the 12-bit second level field. In the appendix is a list of 10 the PowerPC<sup>TM</sup> instruction set, showing the primary and extended opcodes, and if the instruction is supported directly in hardware or emulated in emulation mode, as is, for example, opcode 2E, load multiple word.

EXTENDED INSTRUCTIONS FOR EMULATION 15 MODE

Extended instructions for controlling the CPU's hardware are added to the RISC instruction set by using undefined opcodes, such as those indicated by the darkly shaded boxes in Table 3. Thus additional logic may be added to the RISC 20 instruction decode unit to support these additional instructions. However, user RISC programs must not be allowed to use these extended instructions. Therefore, the decoding of these extended instructions can be disabled for RISC user mode, and only enabled for emulation mode.

Extended instructions include instructions to control the translation-lookaside buffer or TLB. The TLB may only be loaded or modified by these extended instructions which are only available when in emulation mode. Thus the emulation mode drivers have complete control over address mapping 30 and translation in the system. This allows the emulation driver to set aside an area of memory for its own use, and to prevent user programs from accessing or modifying this area of memory. Because all memory references in user modes are routed through the TLB, which is only controllable by 35 the emulation mode driver, the emulation mode acts as an additional layer of software between the user mode programs and operating systems, and the actual system memory and I/O. Thus the emulation driver can create an area of memory hidden from the user mode programs, and can 40 locate its drivers and emulation routines in this hidden area of memory,

#### CISC INSTRUCTION DECODE

CISC instructions can range in size from 8 bits (one byte) to 15 bytes. The primary x86 opcode, is decoded by the 45 instruction decode 66 of FIG. 5. About 50% of the x86 instructions that can be executed by Intel's 80386 CPU are executed directly by the dual-instruction set CPU. Table 4 shows a primary opcode decode map for the x86 instruction set. Unshaded opcodes are directly supported in hardware,

such as 03 hex, ADD r,v for a long operand. This same opcode, 03 hex, corresponds to a completely different instruction in the RISC instruction set. In CISC 03 hex is an addition operation, while in RISC 03 hex is TWI-trap word immediate, a control transfer instruction. Thus two separate decode blocks are necessary for the two separate instruction sets.

A comparison of the opcode decoding of Table 3 for the RISC instruction set with Table 4 for the CISC instruction set shows that the two sets have independent encoding of operations to opcodes. While both sets have ADD operations, the binary opcode number which encodes the ADD operation is different for the two instruction sets. In fact, the size and location of the opcode field in the instruction word is also different for the two instruction sets.

Darkly shaded opcodes in Table 4 are not supported directly by hardware and cause an unknown or unsupported opcode to be signaled over line 70 of FIG. 5. This causes emulation mode to be entered, and the opcode is used to select the proper entry point in the emulation memory. By careful coding of the emulation routine, performance degradation can be kept to a minimum. Lightly shaded opcodes in Table 4 are normally supported directly by the CPU, but not when preceded by a repeat prefix (opcode F2 or F3). ALTERNATE EMBODIMENTS

Several other embodiments are contemplated by the inventors. For example, while the preferred embodiment has been described as having two instruction sets, multiple instruction sets could be decoded and defined in the segment descriptors. The present invention is not limited to x86 CISC and PowerPCTM RISC instruction sets, but may be extended to instruction sets other than x86 and PowerPC<sup>TM</sup> and other types of instruction sets besides RISC and CISC. While the present invention has been described using a preferred embodiment where a user program written in CISC code makes a call to an operating system in RISC code, the call from the user program could also be to another part of the user program that is written in RISC code. Thus a large user application could make use of the present invention by having some parts written in CISC code while other parts are written in RISC code. The parts written in RISC code might be speed-critical portions of the large user application.

The foregoing description of the embodiments of the invention has been presented for the purposes of illustration and description. It is not intended to be exhaustive or to limit the invention to the precise form disclosed. Many modifications and variations are possible in light of the above teaching. It is intended that the scope of the invention be limited not by this detailed description, but rather by the claims appended hereto.

		хF	ZOT mult.	POP DS real	DAS	AAS		POP DS prot	OUTS		POP F	32bit Scas	long REP Scas	long repne IRET	real IRET	prot OUT	all other
		хE	ZOT 6	TLB miss none	PUSH CS	PUSH DS			OUTS		PUSH F	32bit Scas	byte REP Scas	byte repne INTO	real INTO	prot OUT	
		хD	ZOT 5	mis 5	TLB inval 5				SNI	SHR	POPF	16bit Lods	long REP Lods	long repne INTn	real. INTn	prot IN	BSR
		xC	ZOT 4	mis 4	TLB inval 4				SNI	SHRD	PUSH	16bit Lods	byte REP Lods	byte repne INT3	real INT3	prot IN	BSF
		хB	ZOT 3	mis 3	TLB inval 3						Call far	prot Stos	long REP Stos	long repne RET far	real RET far	JMP JMP far	STI
		хA	ZOT 2	mis 2	TLB inval 2					RSM	Call far	Stos	byte REP Stos	byte repne RET far	real RET far	prot JMP far real	CLI
		x9	ZOT 1	mis 1	TLB inval 1					WBIN V	•	POP	real POP GS	prot Leave			
2 oints	oints	x8	ZOT 0	mis 0	TLB inval 0	ZOT	TLB miss inst	DIV0 OFLO W			)	PUSH FUSH		Enter			
TABLE	ISC Entry I	х7	POP ES real	POP SS	DAA	AAA	POP ES prot	POP SS prot			<b>TGS</b>	prot Cmps	long REP Cmps	long repne LDS	prot XLAT	OUT	CMP XCH
	9	хб	PUSH ES	PUSH SS	MOV r,i						LFS	prot Cmps	byte REP Cmps	byte repne LES	prot	OUT	CMP XCH
		x5								SHLD	<b>S</b> D1	real Movs	long REP Movs	long repne LDS	real AAD	Z	
		x4	CLTS		MOV t,r					SHLD	LFS	real Movs	byte REP Movs	byte repne LES	real AAM	N	нгт
		x3	LSL		MOV r,d				ARPL				ISS	prot			
		х2	LAR		MOV r,c		INTR		BOU				LSS	real			
		xl	GRP7		MOV d,r		IWN		POPA			POP FS	real POP FS	prot XAD D			
			ndefined	RP6	Λ0		set		HS			HSI		ð			
		0x	0x 0	1x GI	2x M <sup>i</sup> c,r	3x	4x reș	5x	6x PL	7x 8x	9x	Ax PL FS	Bx	X X	×C	Ex	X

5,481,684

	хF	invals				
	[T]					
	x					
	đ					
	×C					
	хB					
	V			X.		
	×		-			
	x9					
Points	x8					
ISC Entry	٢x	G				
	ę	r5				
	x5					
	x4					
	čž					
	x2					
	xl					

				TABLE 3				
			Powe	rPC ™ RISC (	Opcodes			
PowerPC primary opcode	XXX000	XXX001	XXX010	XXX011	5 XXX100	XXX101	XXX110	<b>XXX</b> 111
000XXX				TWI				MULI
001XXX	SUBFIC		CMPLI	CMPI	ADDIC	ADDIC.	ADDI.	ADDIS
010XXX	BCx	SC	Bx	GRP A Condition register instructions	RL₩ÎMIX	RLWINMx		RLWNMx
011XXX	ORI	ORIS	XORI	XORIS	ANDI. 15	ANDIS.		GRP B Misc. Instructions
100XXX 101XXX 110XXX 111XXX	LWZ LHZ LFS	LWZU LHZU LFSU	LBZ LHA LFD	LBZU LHAU LFDU GRP C FP operate	STW STH STFS 20	STWU STHU STFSU	STB LMW STFD	STBU STMW STFDU GRP D FP operate

хF	2nd Page	POP DS	DAS	AAS	DEC	STUO	POP v	LAHF	Scas	MOV DI,i IRET	£	OUT	GRP5
хE	PUSH CS	PUSH	SEG	SEG	DEC POP	SIUO	JLE MOV s, v 16bit	SAHF	Scas byte	MOV SI,i INTO	Æ	DO	GRP4
хD	OR AX,i	SBB AX,i	SUB AX,i	CMP AX,i	DEC BP POP	NS N	INL	POPP	Lods	MOV BP; INTa	Æ	2	CLD
xC	OR AL,i	SBB AL,i	SUB AL,i	CMP AL,i	DEC POP su	s SN	JL MOV v,s 16bit	PUSH F	Lods byte	MOV SPi INT3	댼	Ы	STD
хB	OR r,v long	SBB r,v long	SUB r,v long	CMP r,v long	DEC BX POP	IMUL hvte	JNP MOV r,v long	WAIT	Stos	MOV BX,i RET	臣	JMP byte	ITS
хA	OR r,v byte	SBB r,v byte	SUB r,v byte	CMP r,v byte	DEC DX POP	PUSH	JP MOV tyte	Call	Stos byte	MOV DX,i RET	邗	IMP	Œ
x9	OR v,r long	SBB v,r long	SUB v,r long	CMP v,r long	POP CX	IMUL	JNS MOV v,r long	CWD	TEST AX,i	MOV CX,i Leave	Ŧ	JMP long	STC
x8	OR v,r byte	SBB v,r byte	SUB v,r byte	CMP v,r byte	DEC AX POP	PUSH PUSH	JS MOV v,r byte	CBW	TEST AL,i	MOV AX,i Enter	臣	Call Iong	CIC
х7	POP ES	SS	DAA	AAA	INC DI PUSH	ADR SIZE	JNBE v,r long	Xchg DI	Cmps long	MOV BH,i v,I lone	XLAT	OUT	ALU2 v long
x6	PUSH ES	PUSH SS	BS	SEG	INC SI PUSH SI	OP SIZE	JBE v,r byte	Xchg SI	Cmps byte	MOV DH,i MOV v,i	ļ	OUT	ALU2 v byte
x5	ADD AX,i	ADC AX,i	AND AX,i	XOR AX,i	INC BP PUSH BP	SEG	JNZ TEST v,r long	Xchg BP	Movs long	MOV CH,i LDS	AAD	Z	CMC
x4	ADD AL,i	ADC AL,i	AND AL,i	XOR AL,i	INC SP PUSH SP	SEG	JZ TEST v,r byte	Xchg SP	Movs byte	MOV AH,i LES	WAM	2	Ħ
x3	ADD r,v long	ADC r,v long	AND r,v long	XOR r,v long	INC BX PUSH BX	ARPL	JNB ALU v,i signext	Xchg BX	MOV m,AX	MOV BL,i RET	SHFT v,CL long	JCXZ	REP
x2	ADD r,v byte	ADC r,v byte	AND r,v byte	XOR r,v byte	INC DX PUSH	BOU	8	Xchg DX	MOV m,AL	MOV DL,i RET 16bit	SHFT v,CL byte	Loop	REP NE
xl	ADD v,r long	ADC v,r long	AND v,r long	XOR v,r long	INC CX PUSH	POPA	JNO ALU v,i long	Xchg CX	MOV AX,m	MOV CL,i SHFT v,i long	SHFT v,1 long	E	
x0	ADD v,r byte	ADC v,r byte	AND v,r byte	XOR v,r byte	INC AX PUSH AX	PUSH A	JO ALU byte	NOP	MOV AL,m	MOV AL,i SHFT v,i byte	SHFT v,1 byte	Loop	Lock
OP	0x	1x	2x	3x	4x 5x	6x	7x 8x	9x	AX	č B	Ď	Ex	Fx

TABLE 4 x86 CISC Opcode Map 5,481,684

21

Appendix

	rowerre Kise instruction set									
Primary opcode	Extend. opcode	Mnemonic	Instruction	How handled	Units					
20		lwz	Load word and zero	Hardware	IU0					
21	17	lwzu	update		IU01					
1F 1F	37	IWZX	indexed undate		100 Π101					
24	57	stw	Store word	Hardware	IU0					
25		stwu	update		IU01					
1F	97	stwx	indexed		IU0					
1F	B7	stwux	indexed update	<b></b> .	IU01					
28		lhz lbru	Load halfword and zero	Hardware						
29 1F	117	lhzx	indexed		IUO					
1F	137	lhzux	indexed update		IU01					
2A		lha	Load halfword algebraic		IU0					
2B		lhau	update		IU01					
1F	157	lhax	indexed		IU0					
IF 2C	177	lhaux	indexed update	TT	1001					
2C 2D		sthu	store naliword	Hardware	100					
1F	197	sthx	indexed		IUO					
1F	1B7	sthux	indexed update		IU01					
22		lbz	Load byte and zero	Hardware	IU0					
23		lbzu	update		IU01					
1F	57	lbzx	indexed		IU0					
1F 26	77	lbzux	indexed update	TTanduuana	1001					
20 27		stbu	update	Hardware	100					
1F	D7	stbu	indexed		IUO					
1F	F7	stbux	indexed update		IU01					
30		lfs	Load F.P. single	Hardware	IU0					
31		lfsu	precision		IU01					
1F	217	lfsx	update		IU0					
IF	237	lisux	indexed		1001					
32		lfd	Load FP double	Hardware	πιο					
33		lfdu	precision	manue	IU01					
1F	257	lfdx	update		IU0					
1F	277	lfdux	indexed		IU01					
			indexed update							
34		stfs	Store F.P. single	Hardware	100					
15	207	stisu	precision							
1F	297 2B7	stfsux	indexed		П00 П101					
	~~~	bildur	indexed update		1001					
36		stfd	Store F.P. double	Hardware	IU0					
37		stfdu	precision		IU01					
1F	2D7	stfdx	update		IUO					
IF	2F7	stidux	indexed		1001					
2E		Imm	Indexed update							
212		Шим	Load multiple word	Emulae	TU01 &					
0.5			0. 1/1 1	0677012.69	BU					
ZF		stmw	Store multiple word	Emulate	IU01 &					
				가지 가슴감 (Hain) 	BU					
1F	216	lwbrx	Load word byte-reverse	Hardware	IU0					
112	206	otruber	Indexed	Handmana	1110					
11	290	SLWDIX	indexed	naruware	100					
1F	316	lhbrx	Load halfword byte-	Hardware	IU0					
1F	396	sthbrx	Store halfword byte-	Hardware	IU0					
1F	14	lwarx	Load word and reserve		IUO					
			indexed							
1F	96	stwcx.	Store word conditional indexed		IU0					
Drimon	Enterd		· · · · · · · · · · · · · · · · · · ·	Uan	•••••					
opcode	extend. opcode	Mnemonic	1F	handled	Units					
	-	Ĭ -	gical and Shift Instructions							
			Brow and omit histiactions							
1F 1C	1 <b>C</b>	andx andi.	AND	Hardware	IU1					

## Appendix-continued

		Powe	erPC TM RISC Instruction Set		
1D		andis.			
1F	3C	andcx	AND with complement	Hardware	IU1
1F	7C	norx	NOR	Hareware	IU1
1F	11C	eqvx	Equivalent	Hardware	IUI
1F	13C	xorx	XÔR	Hardware	IU1
1A		xori			
1B		xoris			
1F	19C	orcx	OR with complement	Hardware	IU1
1F	1BC	orx	OR	Hardware	IU1
18		ori			
19		oris			
1F	1DC	nandx	NAND	Hardware	IU1
14		rlwimix	Rotate left word immed. then AND with mask insert	Hardware	IU1
15		rlwinmx	Rotate left word immed. then AND with mask	Hardware	TU1
17		rlwnmx	Rotate left word then AND with mask	Hardware	IU1
1F	18	slwx	Shift left word	Hardware	1111
1F	218	srwx	Shift right word	Hardware	IUI
1F	318	srawx	Shift right algebraic word	Hardware	IUI
1F	338	srawix	Shift right algebraic word immediate	Hardware	IU1
1F	1 <b>A</b>	cntlzwx	Count leading zeros word	Hardware	IU1
1F	39A	extshx	Extend sign halfword	Hardware	IU1
1F	3BA	extsbx	Extend sign byte	Hardware	IU1
Primary opcode	Extend. opcode	Mnemonic	Instruction	How handled	Units
			Algebraic instructions	· · · · · · · · · · · · · · · · · · ·	
Е		addi.	ADD immediate	Hardware	Π1
c		addic	carrying	manue	101
D		addic.	carrying record		
F		addis	shifted		
1F	10A	addx	ADD	Hardware	π11
1F	Α	addex	carrying		.01
1F	8A	addex	extended		
1F	CA	addmex	to minus one extended		
1F	EA	addzex	to zero extended		
8		subfic	SUB immediate carrying	Hardware	IU1
1F	28	subfx	SUB	Hardware	IU1
1F	8	subfcx	carrying		
1F	88	subfex	extended		
1F	E8	subfmex	to minus one extended		
1F	C8	subfzex	to zero extended		
1F	68	negx	Negate	Hardware	IU1
В		cmpi	Compare immediate	Hardware	IU1
Α		cmpli	logical		
1F	0	cmp	Compare	Hardware	IU1
1F	20	cmpl	logical		
			ontrol transfer instructions		
12		hx	Branch	Hardware	BU
10		hex	Branch conditional	Hareware	BU
1F	4	tw	Tran word	Hardware	<u>п</u> п
3		twi	immediate	Hadwald	101
13	10	bcctrx	Branch cond. to count	Hardware	BU
13	210	beler	reg. Branch cond to link me	Uardavara	וום
11	1	DCIIX	System call	Hardware	ы DII
	1	Mul	tiply and Divide instructions	-	БU
1F	EB	mullx	Multiply low	Hardware	TU01
7		mulli	immediate	1101097010	1001
1F	4B	mulhwx	Multiply high	Hardware	П.01
1F	B	mulhwirx	unsigned		1001
1F	1CB	divwx	Divide word	Hardware	TU01
1F	1EB	divwox	unsigned		1001
-			String instructions		
1F	215	lswx	Load string word indexed	Emulaed	IU01 & BU

## Appendix-continued

_		Pov	verPC <sup>™</sup> RISC Instruction Set		
1F	255	lswi	Load string word immediate	Emulated	IU01 & BU
1F	295	stswx	Store string word indexed	Emulated	IU01 & BU
1F	2D5	stswi	Store string word immediate	Emulated	IU01 & BU
			ondition register instructions		
13	0	merf	Move CR field	Hardware	DII
13	21	crnor	CR NOR	Hardware	BU
13	81	crande	CR AND with	Hardware	BU
13	C1	crxor	complement CR XOR	Hardware	BU
13	E1	crnand	CR NAND	Hardware	BU
13	101	crand	CR AND	Hardware	BU
13	121	creqv	CR Equivalent	Hardware	BU
13	1A1	crorc	CR OR with complement	Hardware	BU
13	1C1	cror	CR OR	Hardware	BU
	90	mterf	Move to CR fields	Hardware	IUI & BU
	200	mcrxr	Move to CR from XER	Hardware	BU
5r 1E	40	merrs	FPSCR	Hardware	BU BU
1F 2E	15	micr mtfab 1 v	Move to EDSCP bit 1	Hardware	
35	20	mtfobOv	Move to FPSCR bit 1	Hardware	
3F	86	mtfsfix	Move to FPSCR bit 0	Hardware	BU
217	0.47		immediate		
3F 2F	247	miisx	Move from FPSCR	Hardware	FU&BU
55	207	musix	Privileged instructions	Hardware	FU & BU
		-			
13	32	rfi	Return from interrupt	Emulated	IU01 & BU
13	96	isync	Instruction synchronize	Emulated	IU01 & BU
1F	D2	mtsr	Move to segment register	Emulated	7770100
1F	F2	mtsrin	indirect		
15	253	mfor	Mous from segment	-	DU
16	203	mferin	rogistor	Emulated	IU01 &
11	295	misim	indirect		BU
			memoor		10.6000.00
IF	53	mtmsr	Move from machine state register	Emulaæd	IU01 & BU
1F	92	mtmsr	Move to machine state	Emuland	DC .
			register	Lindiaco	IU01 & BU
1F	132	tlbie	TLB invalidate entry	Emulated	IU01 &
					BU
1F	1F2	slbia	SLB invalidate all	not impl.	IU01 &
1F	182	elhio	SI R invalidate entry	40 300700 <b>•</b> ********	ыU
11.	162	sibia	SLB invalidate entry	not impl.	IU01 & BU
1F	1D2	slbiex	SLB invalidate by index	not impl.	IU01 &
					BU
1F	113	mftb	Move from time base	not impl.	IU01 & BU
1F	133	mftbu	Move from time base	not impl.	IU01 &
1F	193	mttb	Move to time base	not impl	DU DU
				not mpi.	BU
IF	183	mttbu	Move to time base upper	not impl.	IU01 & BU
IF	153	mfspr	Move from special	Emulated	IU01 &
117	102		A second second		BU
11	203	mspr	register	Emulated	IU01 & BU
				Emulated	IU01 & BU

## Appendix-continued

	PowerPC TM RISC Instruction Set						
				Emulated	IU01 & BU		
		·	ther user-mode instructions				
1F	36	dcbst	Data cache block store	Emulated	IU01 &		
1F	56	dcbf	Data cache block flush	Emulated	IU01 &		
1F	F6	dcbtst	Data cache block touch for store	Emulated	IU01 &		
1F	116	dcbt	Data cache block touch	Emulated	IU01 & BU		
1F	1D6	dcbi	Data cache block invalidate	Emulated	IU01 & BU		
1F	3F6	dcbz	Data cache block zero	Emulated	IU01 & BU		
1F	3D6	icbi	Instruction cache block invalidate	Emulated	IU01 &		
1F	356	eieio	Enforce in-order I/O execution	Emulated	IU01 & BU		
1F	256	sync	Synchronize	Emulated	IU01 & BU		
1F	136	eciwx	External control input word indexed	Emulated	IU01 & BU		
1F	1 <b>B</b> 6	ecowx	External control output word indexed	Emulated	IU01 & BU		
			Other instructions				
1F	73	mfpmr	Move from program mode register				
1F	B2	mtpmr	Move to program mode register				
			rioading point insudedoils				
3B 2D	12	fdivsx	FP SP Divide	Hardware	FU		
3B 3B	14	faddsy	FP SP Subtract	Hardware	FU		
3B	16	frsqrtsx	FP SP Square root	not impl.	FU IU01 &		
20	10	c 1			BU		
3B 3B	19 1C	fmulsx	FP SP Multiply FP SP Multiply Subtract	Hardware	FU		
3B	1D	fmaddsx	FP SP Multiply-Add	Hardware	FU		
3B	1E	fnmsubsx	FP SP Neg-Mult-Subtract	Hardware	FU		
3B	1F	fnmaddsx	FP SP Net-Mult-Add	Hardware	FU		
3F 3E	12	fdivx	FP DP Divide	Hardware	FU		
3F	14	faddx	FP DP Add	Hardware	FU		
3F	16	fsqrtx	FP DP Square root	not impl.	IU01 & BU		
3F	19	fmulx	FP DP Multiply	Hardware	FU		
3F	1C	fmsubx	FP DP Multiply-Subtract	Hardware	FU		
эг 3F	1D 1E	finneuby	FP DP Multiply-Add	Hardware	FU FU		
3F	1E 1F	fnmaddx	FP DP Net-Mult-Add	Hardware	FU		
3B	18	fresx	FP SP Reciprocal estimate	not impl.	IU01 & BU		
3F	0	fcmpu	FP Compare unordered	Hardware	FU		
3F 3F	C E	frspx fctiwx	FP Round to SP FP Convert to integer word	Hardware Hardware	FU FU		
3F	F	fctiwzx	FP Convert to integer word and round toward	Hardware	FU		
3F	17	fselx	zero FP Select	not impl.	IU01 &		
3F	1 <b>A</b>	frsqrtex	RP Reciprocal square root estimate	not impl.	IU01 &		
3F	20	fcmpo	FP Compare ordered	Hardware	FU		

45

Ap	nendix-co	ontinu	ed
1 1 P		<b>JIXCIIII</b>	vu.

PowerPC ™ RISC Instruction Set									
3F	28	fnegx	FP Negate	Hardware	FU				
3F	48	fmrx	FP Move register	Hardware	FU				
3F	108	fnabsx	FP Negative absolute value	Hardware	FU				
3F	147	fabsx	FP Absolute value	Hardware	FU				

We claim:

1. A method for emulating calls from a user program to an operating system, said method comprising:

- executing a plurality of user instructions from said user program, said user instructions belonging to a first <sup>15</sup> instruction set;
- decoding a call instruction in said user program, said call instruction calling a service routine in an operating system, wherein said call instruction in said user program is a far jump instruction;
- loading a pointer to a code segment, said code segment containing said service routine in said operating system, said pointer having an instruction set indicating means for indicating an instruction set for said service 25 routine;
- executing service routine instructions in said code segment, decoding service routine instructions with a first instruction decoder when said instruction set indicating means indicates said first instruction set, decoding 30 service routine instructions with a second instruction decoder when said instruction set indicating means indicates a second instruction set, said first instruction decoder for decoding only a portion of said first instruction set; 35
- returning control to said user program when a return instruction is executed in said service routine;

whereby said user program containing instructions in said first instruction set calls said service routine in said operating system, said service routine having instructions from said second instruction set, said pointer to said code segment indicating if said service routine contains instructions from said second instruction set or said first instruction set.

2. The method of claim 1 wherein said operating system emulates the  $DOS^{TM}$  operating system.

3. The method of claim 1 wherein said operating system emulates the WINDOWS<sup>TM</sup> operating system.

4. The method of claim 1 wherein said first instruction set is an x86 CISC instruction set and said second instruction set is a RISC instruction set. 5. The method of claim 1 wherein said first instruction set is an x86 CISC instruction set and said second instruction set is the PowerPC<sup>TM</sup> RISC instruction set.

6. A method for emulating calls within a user program, said method comprising:

- executing a plurality of user instructions from said user program, said user instructions belonging to a first instruction set;
- decoding a call instruction in said user program, said call instruction calling a service routine in said user program, wherein said call instruction in said user program is a far jump instruction;
- loading a pointer to a code segment, said code segment containing said service routine in said user program, said pointer having an instruction set indicating means for indicating an instruction set for said service routine;
- executing service routine instructions in said code segment, decoding service routine instructions with a first instruction decoder when said instruction set indicating means indicates said first instruction set, decoding service routine instructions with a second instruction decoder when said instruction set indicating means indicates a second instruction set, said first instruction decoder for decoding only a portion of said first instruction set;
- returning control to said user program when a return instruction is executed in said service routine:

whereby said user program containing instructions in said first instruction set calls said service routine in said user program, said service routine having instructions from said second instruction set, said pointer to said code segment indicating if said service routine contains instructions from said second instruction set or said first instruction set.

\* \* \* \* \*