


---

**AMD-K6™**

**MMX Processor I/O Model**

Application Note





---

# *Application Note*

# **AMD-K6™ MMX Processor I/O Model**

---

## **Introduction**

---

Advances in semiconductor process technology have allowed the performance of integrated circuits to increase dramatically. The operating frequency of output signals driven from these circuits continues to increase, while the switching transitions of these signals has decreased. These particular characteristics of high-speed signals pose challenges to a system designer responsible for the placement and routing of components on printed circuit boards (PCBs). In particular, the propagation delay of a signal must be considered to ensure that sufficient setup and hold time, with adequate margin, exist at a signal's destination. In addition, as the rise and fall times of signals decrease, the system designer must ensure the signal quality meets the system requirements.

Ensuring that system timing and signal quality objectives are met prior to PCB manufacturing reduces the development expense and expedites the time-to-market of a product. This application note describes the format and usage of the AMD-K6™ MMX processor I/O buffer behavioral model, which allows a system designer to perform analog simulations of processor signals that interface with the system logic. This model adheres to the *I/O Buffer Information Specification (IBIS), Version 2.1*.

## IBIS Modeling

---

### Overview

IBIS is a specification developed to provide an industry-standard method for semiconductor manufacturers to model the analog behavior of I/O buffers without disclosing proprietary process data. As the availability of IBIS models has grown, so too have the number of analog simulators that accept IBIS models.

### IBIS Usage

#### Modeling a PCB Net


To simulate the analog behavior of a signal on a PCB net, all elements of the net must be modeled to ensure the simulator generates accurate results. A net that is driven by a signal that has a short switching transition relative to its propagation delay is best modeled as a transmission line. The general criterion used for deciding on a transmission line as an appropriate model is as follows:

$$T_{\text{switch}} < 2(T_{\text{prop}})$$

Where:

- $T_{\text{switch}}$  is the time required for a signal to switch states
- $T_{\text{prop}}$  is the time required for a signal to propagate from its source to its destination

The typical elements of a net sourced by the processor include the processor's I/O buffer (modeled using IBIS), the transmission line that models the PCB trace, the destination receiver(s), and any components used for termination (See Figure 1). This net topology is then defined in the format understood by the target simulator.



**Figure 1. Modeling Example of Typical PCB Net**

After the simulator has loaded the net input file, the simulator can be instructed to generate a rising or falling transition at the driver input to the processor driver (point 'A' in Figure 1). This signal generator is represented in Figure 1 by the voltage source input to the processor driver.


### Setup and Hold Times

For each signal transition, the simulator can determine the signal propagation delay from point 'A' to point 'B' under worst-case, typical, and best-case conditions. The propagation delay under worst-case conditions is used to determine if the setup time at the destination receiver is met. Likewise, the propagation delay under best-case conditions is used to determine if the hold time at the destination receiver is met.

Figure 2 illustrates the timings that must be considered when determining whether the setup time of a signal is met. The timings are defined as follows:

- $T_{\text{period}}$  is the period of the system clock
- $T_{\text{skew}}$  is the maximum clock skew between the clock that launches a signal (solid-line clock) and the clock that captures a signal (dashed-line clock)
- $T_{\text{jitter}}$  (not shown in Figure 2) is the maximum variance allowance between successive periods of the system clock

- $T_{\text{validmax}}$  is the maximum valid delay of a signal from its source
- $T_{\text{propmax}}$  is the maximum propagation delay of the signal along the PCB trace from its source to its destination. This delay is obtained by simulating with the worst-case conditions.
- $T_{\text{setupmin}}$  is the minimum required setup time of a signal at its destination




**Figure 2. Timing Considerations for Meeting Setup Time**

To ensure the setup time of a signal is met, the following relationship must be met:

$$T_{\text{validmax}} + T_{\text{propmax}} + T_{\text{setupmin}} < T_{\text{period}} - T_{\text{skew}} - T_{\text{jitter}}$$

Figure 3 illustrates the timings that must be considered when determining whether the hold time of a signal is met. The timings are defined as follows:

- $T_{\text{period}}$  is the period of the system clock
- $T_{\text{skew}}$  is the maximum clock skew between the clock that launches a signal (solid-line clock) and the clock that captures a signal (dashed-line clock)
- $T_{\text{jitter}}$  (not shown in Figure 3) is the maximum variance allowance between successive periods of the system clock
- $T_{\text{validmin}}$  is the minimum valid delay of a signal from its source
- $T_{\text{propmin}}$  is the minimum propagation delay of the signal along the PCB trace from its source to its destination. This delay is obtained by simulating with the best-case conditions.
- $T_{\text{holdmin}}$  is the minimum required hold time of a signal at its destination



**Figure 3. Timing Considerations to Meet Hold Time**

To ensure the hold time of a signal is met, the following relationship must be met:

$$T_{\text{validmin}} + T_{\text{propmin}} - T_{\text{skew}} - T_{\text{jitter}} < T_{\text{holdmin}}$$

## Signal Quality


In addition to providing propagation delays, the simulator can graphically display the input waveform presented at the input of the driver and the corresponding waveform produced at point 'B' in Figure 1. This display allows a designer to determine if the signal quality at the destination is acceptable. In addition to providing graphical data, most simulators generate numerical data that quantifies various signal quality characteristics.

The following list shows the signal quality characteristics that typically concern designers (all measurements are taken at the destination receiver):


- **Overshoot**—The difference between the maximum value of the voltage of a rising signal and the nominal I/O  $V_{\text{CC}}$  voltage (See Figure 4). Overshoot can adversely affect the reliability of the destination receiver. The time during which a signal remains above the nominal I/O  $V_{\text{CC}}$  voltage is also a reliability factor.
- **Undershoot**—The difference between the minimum value of the voltage of a falling signal and ground (See Figure 5). As with overshoot, undershoot can adversely affect the reliability of the destination receiver.
- **Ringback**—In the case of a rising waveform, the difference between the nominal I/O  $V_{\text{CC}}$  voltage and the minimum voltage of a signal after that signal has reached its maximum value. In the case of a falling waveform, ringback is the difference between the maximum voltage of a signal after that signal has reached its minimum value and ground (See Figures 4 and 5). Excessive ringing can cause the destination receiver to falsely switch if the signal traverses the switching threshold of the receiver.
- **Ring Settling Time**—In the case of a rising waveform, the time between when a signal crosses one-half of the nominal  $V_{\text{CC}}$  I/O voltage and when the signal settles within the specified tolerance of the I/O  $V_{\text{CC}}$  voltage. In the case of a falling waveform, ring settling time is the time between when a signal crosses one-half of the nominal I/O  $V_{\text{CC}}$  voltage and when the signal settles within a specific percentage




above and below ground (the percentage is dependent upon the electrical characteristics of the destination receiver). See Figure 6 for an example of ring settling time for a rising waveform. Settling time that approaches the period of the clock that launches a signal can potentially increase the switching time of that signal. This increase occurs if the signal is advancing in the opposite direction of the signal transition that occurs on the next clock edge.



**Figure 4. Example of Overshoot**



**Figure 5. Example of Undershoot**



**Figure 6. Example of Ring Settling Time for Rising Waveform**

## IBIS Structure

The IBIS specification defines a template that describes the properties of most elements of an I/O buffer design. The template uses required keywords and sub-parameters as well as optional keywords. The keywords and sub-parameters used by the AMD-K6 processor IBIS model, along with their definitions, are as follows:

- *IBIS Ver*—Specifies the version of the IBIS model.
- *File name*—Specifies the name of the file that contains the model.
- *File Rev*—Specifies the revision of the IBIS model.
- *Date*—Specifies the date the IBIS model was last modified.
- *Copyright*—The copyright claim.
- *Component*—Specifies the name of the component the model represents.
- *Manufacturer*—Specifies the manufacturer of the component.
- *Package* (*R\_pkg*, *L\_pkg*, *C\_pkg*)—Specifies the R/L/C values of the package. These values are specified as 0 because the package R/L/C values are accounted for in the *R\_pin*, *L\_pin*, and *C\_pin* sub-parameters of the *Pin* keyword.
- *Pin* (*signal\_name*, *model\_name*, *R\_pin*, *L\_pin*, *C\_pin*, *C\_comp*)—Itemizes each physical pin number along with its signal name, its I/O buffer name (K6STD), and its R/L/C

values. Power, ground, and no-connect pins do not have R/L/C values specified.

- **Model** (*model\_type*, *Vinl*, *Vinh*, *Vmeas*, *Cref*, *Rref*, *Vref*)—Specifies the type of I/O buffer. K6STD is the only buffer defined for the AMD-K6 processor. K6STD represents the standard strength driver that is configured by the processor when BRDYC is sampled as 1 during the falling transition of RESET.

The *model\_type* of K6STD is I/O, *Vinl* equals 0.8V, *Vinh* equals 2.0V, and *Vmeas* = 1.5V. *Cref*, *Rref*, and *Vref*, which represent the test load under which the specified propagation delays and switching times are defined, equal 0. *C\_comp* specifies the capacitance of the silicon die.

- **Temperature Range**—Specifies the temperature range within which the operation of the component is guaranteed.
- **Voltage Range**—Specifies the I/O voltage range.
- **Pulldown**—Specifies the voltage versus current (V/I) curves of the pulldown device within the I/O buffer.
- **Pullup**—Specifies the V/I curves of the pullup device within the I/O buffer.
- **GND Clamp**—Specifies the V/I curves of the ground clamp device within the I/O buffer.
- **POWER Clamp**—Specifies the V/I curves of the power clamp device within the I/O buffer.
- **Ramp** (*dV/dt\_r*, *dV/dt\_f*, *R\_load*)—Specifies the rise and fall times of a signal at a load defined by *R\_load*. *R\_load* is equal to 50 ohms.
- **Rising Waveform**—Specifies the voltage versus time (V/T) curves of the rising edge of the waveform.
- **Falling Waveform**—Specifies the V/T curves of the falling edge of the waveform.

## **IBIS Models**

AMD has developed an I/O buffer model that represents the characteristics of the standard drive strength configuration supported by the AMD-K6 MMX processor. This model is called the Standard I/O Model and uses K6STD (the standard I/O buffer representation) for all I/O buffers.

### **Standard I/O Model**

The Standard I/O Model is available from the AMD web site at <http://www.amd.com>.

### **Trademarks**

AMD, the AMD logo, and combinations thereof are trademarks of Advanced Micro Devices, Inc.

AMD-K6 and the AMD-K6 logo are trademarks of Advanced Micro Devices, Inc.

Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.



## Sales Offices

### North American

ALABAMA .....	(205) 830-9192
ARIZONA .....	(602) 242-4400
CALIFORNIA,	
Calabasas .....	(818) 878-9988
Irvine .....	(714) 450-7500
Sacramento (Roseville) .....	(916) 786-6700
San Diego .....	(619) 560-7030
San Jose .....	(408) 922-0300
CANADA, Ontario,	
Kanata .....	(613) 592-0060
Woodbridge .....	(905) 856-3377
COLORADO .....	(303) 741-2900
CONNECTICUT .....	(203) 264-7800
FLORIDA,	
Clearwater .....	(813) 530-9971
Ft. Lauderdale .....	(954) 938-9550
Orlando (Longwood) .....	(407) 862-9292
GEORGIA .....	(770) 449-7920
IDAHO .....	(208) 377-0393
ILLINOIS, Chicago (Itasca) .....	(708) 773-4422
KENTUCKY .....	(606) 224-1353
MARYLAND .....	(410) 381-3790
MASSACHUSETTS .....	(617) 273-3970
MINNESOTA .....	(612) 938-0001
NEW JERSEY,	
Cherry Hill .....	(609) 662-2900
Parsippany .....	(201) 299-0002
NEW YORK,	
Brewster .....	(914) 279-8323
Rochester .....	(716) 425-8050
NORTH CAROLINA,	
Charlotte .....	(704) 875-3091
Raleigh .....	(919) 878-8111
OHIO,	
Columbus (Westerville) .....	(614) 891-6455
Dayton .....	(513) 439-0268
OREGON .....	(503) 245-0080
PENNSYLVANIA .....	(610) 398-8006
TEXAS,	
Austin .....	(512) 346-7830
Dallas .....	(214) 934-9099
Houston .....	(713) 376-8084

### International

AUSTRALIA, N Sydney .....	TEL .....	(61) 2 9959-1937
	FAX .....	(61) 2 9959-1037
BELGIUM, Antwerpen .....	TEL .....	(03) 248-4300
	FAX .....	(03) 248-4642
CHINA,		
Beijing .....	TEL .....	(8610) 501-1566
	FAX .....	(8610) 465-1291
Shanghai .....	TEL .....	(8621) 6267-8857
	TEL .....	(8621) 6267-9883
	FAX .....	(8621) 6267-8110
FINLAND, Helsinki .....	TEL .....	(358) 9 881 3117
	FAX .....	(358) 9 804 1110
FRANCE, Paris .....	TEL .....	(1) 49-75-1010
	FAX .....	(1) 49-75-1013
GERMANY,		
Bad Homburg .....	TEL .....	(06172) 92670
	FAX .....	(06172) 23195
München .....	TEL .....	(089) 450530
	FAX .....	(089) 406490
HONG KONG, Kowloon .....	TEL .....	(852) 2956-0388
	FAX .....	(852) 2956-0588
ITALY, Milano .....	TEL .....	(02) 381961
	FAX .....	(02) 3810-3458
JAPAN,		
Osaka .....	TEL .....	(06) 243-3250
	FAX .....	(06) 243-3253
Tokyo .....	TEL .....	(03) 3346-7600
	FAX .....	(03) 3346-5197

KOREA, Seoul .....	TEL .....	(82) 2784-0030
	FAX .....	(82) 2784-8014
SINGAPORE, Singapore .....	TEL .....	(65) 337-7033
	FAX .....	(65) 338-1611
SCOTLAND, Stirling .....	TEL .....	(44) 7186-450024
	FAX .....	(44) 1786-446188
SWITZERLAND, Geneva .....	TEL .....	(41) 22-788-0251
	FAX .....	(41) 22-788-0617
SWEDEN,		
Stockholm area .....	TEL .....	(08) 629-2850
(Bromma) .....	FAX .....	(08) 98-0906
TAIWAN, Taipei .....	TEL .....	(886) 2715-3536
	FAX .....	(886) 2712-2182
UNITED KINGDOM,		
London area .....	TEL .....	(01483) 74-0440
(Woking) .....	FAX .....	(01483) 75-6196
Manchester area .....	TEL .....	(01925) 83-0380
(Warrington) .....	FAX .....	(01925) 83-0204

### North American Representatives

ARIZONA,		
Scottsdale - THORSON DESERT STATES .....	(602) 998-2444	
CALIFORNIA,		
Chula Vista - SONIKA ELECTRONICA .....	(619) 498-8340	
CANADA,		
Burnaby, B.C. - DAVETEK MARKETING .....	(604) 430-3680	
Dorval, Quebec - POLAR COMPONENTS .....	(514) 683-3141	
Kanata, Ontario - POLAR COMPONENTS .....	(613) 592-8807	
Woodbridge, Ontario - POLAR COMPONENTS .....	(416) 410-3377	
ILLINOIS,		
Skokie - INDUSTRIAL REPS, INC. .....	(847) 967-8430	
INDIANA,		
Kokomo - SCHILLINGER ASSOC. .....	(317) 457-7241	
IOWA,		
Cedar Rapids - LORENZ SALES .....	(319) 377-4666	
KANSAS,		
Merriam - LORENZ SALES .....	(913) 469-1312	
Wichita - LORENZ SALES .....	(316) 721-0500	
MEXICO,		
Guadalajara - SONIKA ELECTRONICA .....	(523) 647-4250	
Mexico City - SONIKA ELECTRONICA .....	(525) 754-6480	
Monterrey - SONIKA ELECTRONICA .....	(528) 358-9280	
MICHIGAN,		
Brighton - COM-TEK SALES, INC .....	(810) 227-0007	
Holland - COM-TEK SALES, INC .....	(616) 335-8418	
MINNESOTA,		
Edina - MEL FOSTER TECH. SALES, INC .....	(612) 941-9790	
MISSOURI,		
St Louis - LORENZ SALES .....	(314) 997-4558	
NEBRASKA,		
Lincoln - LORENZ SALES .....	(402) 475-4660	
NEW YORK,		
Plainview - COMPONENT CONSULTANTS .....	(516) 273-5050	
East Syracuse - NYCOM .....	(315) 437-8343	
Fairport - NYCOM .....	(716) 425-5120	
OHIO,		
Centerville - DOLFUSS ROOT & CO .....	(513) 433-6776	
Powell - DOLFUSS ROOT & CO .....	(614) 781-0725	
Middleburg Hts - DOLFUSS ROOT & CO .....	(216) 816-1660	
PUERTO RICO,		
Caguas - COMP REP ASSOC, INC .....	(787) 746-6550	
UTAH,		
Murray - FRONT RANGE MARKETING .....	(801) 288-2500	
WASHINGTON,		
Kirkland - ELECTRA TECHNICAL SALES .....	(206) 821-7442	
WISCONSIN,		
Pewaukee - Industrial Representatives, Inc. ....	(414) 574-9393	

Advanced Micro Devices reserves the right to make changes in its product without notice in order to improve design or performance characteristics. The performance characteristics listed in this document are guaranteed by specific tests, guard banding, design and other practices common to the industry. For specific testing details, contact your local AMD sales representative. The company assumes no responsibility for the use of any circuits described herein.







One AMD Place  
P.O. Box 3453  
Sunnyvale,  
California 94088-3453  
408-732-2400  
Toll Free 800-538-8450  
TWX 910-339-9280  
TELEX 34-6306

**TECHNICAL SUPPORT &  
LITERATURE ORDERING**

USA 800-222-9323  
USA PC CPU Technical Support 408-749-3060

JAPAN 03-3346-7550  
Fax 03-3346-9628  
FAR EAST Fax 852-2956-0599

EUROPE & UK 44-(0)-1276-803299  
Fax 44-(0)-1276-803298  
BBS 44-(0)-1276-803211

FRANCE 0590-8621  
GERMANY 089-450-53199  
ITALY 1678-77224

ARGENTINA 001-800-200-1111,  
after tone 888-263-8500

BRAZIL 000-811-718-5573

CHILE 800-570-048

MEXICO 95-800-263-4758

PC CPU Technical Support E-mail: [hwsupt@brahms.amd.com](mailto:hwsupt@brahms.amd.com)

Europe Technical Support E-mail: [euro.tech@amd.com](mailto:euro.tech@amd.com)

Europe Literature Request E-mail: [euro.lit@amd.com](mailto:euro.lit@amd.com)

<http://www.amd.com>



RECYCLED &  
RECYCLABLE

Printed in USA  
Con-4.4M-3/97-0  
21084A