This literature was published years prior to the establishment of Agilent Technologies as a company independent from Hewlett-Packard and describes products or services now available through Agilent. It may also refer to products/services no longer supported by Agilent. We regret any inconvenience caused by obsolete information. For the latest information on Agilent's test and measurement products go to:

www.agilent.com/find/products

Or in the US, call Agilent Technologies at 1-800-452-4844 (8am-8pm EST)



The HP 1670-Series Benchtop Logic Analyzers

Technical Data

Identifying the cause of problems in embedded microprocessor system designs can be difficult. The Hewlett-Packard 1670-series benchtop logic analyzers have the features to help the embedded system design team find hardware and software defects quickly.

With 64K of acquisition memory (1M optional) the HP 1670-series logic analyzers are the first benchtop logic analyzers which display processor mnemonics and verify critical hardware timing relationships over a long period of time.

With the standard Ethernet LAN interface, the software designer can now capture a real-time microprocessor trace and time-correlate it to source code in C++ or other highlevel languages on a PC or workstation. For time-correlation of source code, order the HP B3740A Software Analysis package. The combination of deep memory, large internal disk drive, and LAN make the HP 1670-series of benchtop logic analyzers especially well suited to solving your integration problems.

- Mass storage is provided by an internal hard drive which provides quick storage and retrieval of files.
- The 3.5-inch high-density flexible disk drive supports both DOS and LIF formats.
- The LAN interface enables access to the logic analyzer files via FTP or NFS. Use X11 windows to control or view the logic analyzer on a PC or workstation. The LAN interface includes both Ethertwist (10BASE-T) and ThinLan (10BASE 2) connectors.
- Store data as ASCII files and screen images in TIFF, PCX, and EPS (encapsulated PostScript[™]) formats.

Get to the root cause of problems quickly

- New graphical trigger macros make trigger setup easier.
- Centronics, RS-232, HP-IB and LAN communication ports make connecting to other devices easier than ever. All of these come standard on all models of the HP 1670-series.
- The HP 1670-series operating system includes System Performance Analysis (SPA). SPA provides state histograms, state overview, and time interval analysis.
- The HP E2450A Symbolic Download Utility is included with the HP 1670series. This utility provides the capability to extract symbolic information from popular object module formats.

PostScript™ is a trademark of Adobe Systems Incorporated.

Logic Analyzer Key Specifications and Characteristics

| Model Number | HP 1670D | HP 1671D | HP 1672D | | |
|------------------------------|--|-----------------------|----------|--|--|
| State and Timing Channels | 136 | 102 | 68 | | |
| Timing Analysis | Conventional: 125 MHz all channels, 250 MHz half channels | | | | |
| State Analysis Speed | | 100 MHz, all channels | | | |
| State Clocks/ Qualifiers | 4 | 4 | 4 | | |
| Memory Depth per Channel | 64K per channel, 128K in timing half-channel mode (1M per channel optional memory, 2M in timing half-channel mode) | | | | |

HP 1670-Series General-Product Information

| Human Interface | | Program- Each instrument is fully | | Screen | An image file of any display |
|--|--|-----------------------------------|---|--|--|
| Front Panel | A knob and keypads make up the front- panel human interface. Keys include control, menu, display naviga- | mability | programmable from a computer via HP-IB and RS-232 connec- tions. This feature is standard on all models. | Image Files | screen can be stored to disk via the display's <i>Print</i> field. Black & white TIFF, PCX, Encapsulated PostScript (EPS), and gray-scale TIFF file for- mats are available |
| | tion, and alpha-numer- ic entry functions. | HP Printer Support | Printers which use the HP Printer Control Language (PCL) and | | |
| Mouse | A DIN mouse is shipped as standard equipment. It provides full instru- ment control. Knob functionality is replicat- ed by holding down the right button and moving the mouse left or right. | | have a parallel Centronics, RS-232 or HP-IB interface are supported: HP DeskJet, LaserJet, QuietJet, PaintJet, and ThinkJet models. | ASCII Data Files | State or timing listings can be stored as ASCII files on a flexible disk via the display's <i>Print</i> field. These files are equivalent in character width and line length to hardcopy |
| Keyboard | The logic analyzer can | Alternate Printer | The Epson FX80, LX80 and MX80 printers | | listings printed via the <i>Print All</i> selection. |
| | also be operated using a DIN keyboard. Order the HP Logic Analyzer Keyboard Kit, model pumber HP E2427P | Supported | with an RS-232 or Centronics interface supported in the Epson 8-bit graphics mode. | Configuration and Data Files | Logic analyzer files that include configura- tion and data informa- tion (if present) are |
| Input/Output, Control, and Printing | | Hard Copy Output | Screen images can be printed in black and white from all menus using the <i>Print</i> field. | | encoded in a binary format. They can be stored to or loaded from the hard disk drive |
| Ι/Ο Ροπς | All units ship with a Centronics parallel printer port, RS-232, and HP-IB as standard equipment. | | State or timing listings can be printed in full or part (starting from center screen) using the <i>Print All</i> selection. | Recording of Acquisition and Storage | Binary format configuration/data files are stored with the time of |
| LAN Interface | An Ethernet LAN inter- face is standard with the HP 1670-series. The LAN interface comes with both Ethertwist (10BASE-T) and ThinLan (10BASE 2) connectors.The LAN supports FTP and PC/NFS connection | Mass Stora | ge Files | | storage. |
| | | Updating the | The operating system resides in Flash ROM and can be updated from the flexible disk drive or the bard disk | Acquisition | Arming |
| | | Operating System | | Initiation | Arming is started by <i>Run</i> or the Port In BNC. |
| | | Mass Storage | drive of the hard disk drive. | Cross Arming | The analyzer machines can cross-arm each other. |
| | protocols. It also works with X11 window pack- ages. | | and by a 1.44 Mbyte, 3.5-inch flexible disk drive. Supports DOS | Output | An output signal is provided at the Port Out BNC. |
| Software Analysis Capability | tware The HP B3740A Soft- lysis ware Analyzer provides ability true source line refer- encing and symbol download capabilities. Standard object | | and LIF formats. A disk drive provides quick storage and retrieval of files. | | |
| | module formats are supported. | | | | |

HP 1670-series Logic Analyzer Specifications and Characteristics

| Port In/Out | |
|---|--|
| PORT IN Signal and Connection | Port In is a standard BNC connection. The input operates at TTL logic signal levels. Rising edges are valid input signals. |
| PORT OUT Signal and Connection | Port Out is a standard BNC connection with TTL logic signal levels. A rising edge is assert- ed as a valid output. |
| Arming Time | es |
| PORT IN Arms Logic Analyzer [1] | 15 ns typical delay from signal input to a <i>don't care</i> logic analyzer trigger. |
| Logic Analyzer Arms PORT OUT [1] | 120 ns typical delay from logic analyzer trigger to signal output. |
| Operating E | nvironment |
| Power | 115 Vac or 230 Vac, –22% to +10%, single phase, 48-66 Hz, 320 VA max |
| Temperature | Instrument, 0° to 50° C (+32° to 122° F). Disk media, 10° to 40° C (+50° to 104°F). Probes and cables, 0° to 65° C (+32° to 149° F) |
| Humidity | Instrument, up to 95%, relative humidity at +40° C (+140° F). Disk media and hard drive, 8% to 85% relative humidity. |
| Altitude | To 3,048 m (10,000 ft) |
| Vibration: Operating | Random vibrations 5–500Hz, 10 minute per axis, ~ 0.3 g (rms). |
| Vibration: Non Operating | Random vibrations 5–500 Hz,10 minutes per axis,~ 2.41 g (rms); and swept sine resonant search, 5–500 Hz, 0.75 g (0-peak), 5 minute resonant dwell @ 4 resonances per axis. |

| Physical Factors | | | | | |
|--|---|--|--|--|--|
| Weight | 28.6 lbs. (13 kg) | | | | |
| Dimensions | See figure 1 | | | | |
| Safety | IEC 348/ HD 401, UL 1244, and CSA Standard C22.2 No. 231 (series M-89) | | | | |
| EMC CISPR 11:1990 Group 1 Cla EC 801-2:1991 4kV CD, 8 kV EC 801-3:1984 EC 801-4:1988 | /EN 55011 (1991): ss A /EN 50082-1 (1992): / AD /EN 50082-1 (1992):3V/m //EN 50082-1 (1992): 1kV | | | | |
| Γ | | | | | |







Figure 1

| Logic Analyzer Probes | | | | |
|-----------------------|--------------------------------|--|--|--|
| Input Resistance | 100 k Ω ±2% | | | |
| Input Capacitance | approx. 8 pF (see figure 2) | | | |





| Minimum Input Voltage Swing | 500 mV peak-to-peak |
|-----------------------------------|--|
| Minimum Input Overdrive | 250 mV or 30% of input amplitude, whichever is greater |
| Threshold Range | -6.0 V to +6.0 V in 50-mV increments |
| Threshold Setting | Threshold levels may be defined for pods (17-channel groups) on an individual basis |
| Threshold Accuracy* | ± (100 mV +3% of threshold setting) |
| Input Dynamic Range | ± 10 V about the threshold |
| Maximum Input Voltage | ± 40 V peak |
| +5 V Accessory Current | 1/3 amp maximum per pod |
| Channel Assignment | Each group of 34 channels (a pod pair) can be assigned to Analyzer 1, Analyzer 2 or remain unassigned. |

[1] Time may vary depending upon the mode of logic analyzer operation.

* Warranted Specification

| State Analy | sis | | |
|-------------------------------------|--|--|--|
| Maximum State Speed | 100 MHz | | |
| Channel Count [2] | HP 1670D HP 1671D HP 1672D | 136/68 102/51 68/34 | |
| Memory Depth per Channel | | | |
| Standard | 64K (65,536) sampl | es | |
| Time Tags On | 32K (32,768) sampl | es) | |
| Compare Mode On | 32K (32,768) sampl | es) | |
| Compare Mode and Time Tags On | 32K (32,768) samples) | | |
| Option 030 | 1M (1,032,192) san | nples | |
| Time Tags On | 500K (507,904) samp | oles | |
| Compare Mode On | 250K (245,760) samp | oles | |
| Compare Mode and Time Tags On | 120K (114,688) samp | oles | |
| State Clocks | HP 1670D HP 1671D HP 1672D | 4 clocks 4 clocks 4 clocks | |
| | Clocks can be either one or tr analyzers at an Clock edges c ORed together operate in sing phase, two-ph demultiplexing phase mixed n Clock edge is selectable as p negative, or bo for each clock | used by wo state ny time. an be and gle ase g, or two- node. positive, bth edges | |

| Qualifier | The high or low of the clocks can be ANDed or ORed with the clock specification. |
|--|---|
| Setup/Hold [3 one clock, one edge | 3.5/0 ns to 0/3.5 ns (in 0.5 ns increments) |
| one clock, both edges | 4.0/0 ns to 0/4.0 ns (in 0.5 ns increments) |
| multi-clock, multi-edge | 4.5/0 ns to 0/4.5 ns (in 0.5 ns increments) |
| Minimum State Clock Pulse Width [| 3.5 ns 3] |
| Minimum Master to Master Clock Time [3] | 10 ns |
| Minimum Slave to Slave Clock Time [3] | 10 ns |
| Minimum Master to Slave Clock Time [3] | 0.0 ns |
| Minimum Slave to Mast Clock Time [3] | 4.0 ns er] |
| Clock Qualifiers Setup/Hold [3] | 4.0/0 ns (fixed) |
| State Tagging [4] | Counts the number of qualified states between each stored state. Measurement can be shown relative to the previous state or relative to trigger. Max. count is 4.29×10^9 . |
| State Tag Count | 0 to 4.29×10^9 |
| | |

| Time Tagging [4] | Measures the time between stored states, relative to either the pre vious state or to the trig- ger. Max. time between states is 34.4 sec. Min. time between states is 8 ns. | | | |
|------------------------------------|---|---------------------------|--|--|
| Time Tag Value | 8 ns to 34.4 seconds ± (8 ns + 0.01% of time tag value) | | | |
| Time Tag Resolution | 8 ns or 0.1% (whichever is greater) | | | |
| Timing Ana | lysis | | | |
| Conventional Timing | Data stored at selected sample rate across all timing channels. | | | |
| Maximum Timing Speed [2] | 125 MHz/250 | MHz | | |
| Channel Count [2] | HP 1670D HP 1671D HP 1672D | 136/68 102/51 68/34 | | |
| Sample Period [2] | 8 ns/4 ns min 41 µs/10 µs maximum | limum | | |
| Memory Depth per Channel [2] | 64K standard 64K/128K sar (65,536/131,0 | l nples 72) | | |
| | 1M option 1M/2M samp (1,032,192/2,0 | oles)80,768) | | |
| Time Coursed | Sample perio | d× | | |

[2] Full Channel /Half Channel Modes

[3] Specified for an input signal VH= -0.9V, VL = -1.7V, slew rate = 1V/ns, and threshold = -1.3V

[4] Time or-state-tagging (Count Time or Count State) is available in the full-channel state mode. There is no speed penalty for tag use. Memory is halved when time or state tags are used unless a pod pair (34channel group) remains unassigned in the Configuration menu.

| Time Interv | al Accuracy | Range | Recognize data which is | Qualifier | A user-specified term | |
|--|--|--|--|--|---|----|
| Sample Period Accuracy | ± 0.01% | Recognizers | numerically between or on two specified pat- terns (ANDed combina- tion of zeros and/or | | no state, any recogniz- er, (pattern, ranges or edge/glitch), any timer, or the logical combina- tion (NOT, AND, NAND, OR, NOR, XOR, NXOR) of the recognizers and | |
| Channel-to- Channel Skew | 2 ns typical, 3 ns maximum | Range Recognizers | ones). 2 nizers | | | |
| Time Interval Accuracy | ± (Sample Period + channel-to-channel | Range Width | 32 channels | Dronching | timers. | |
| | skew + 0.01% of time interval reading) | Edge/Glitch Recognizers | Trigger on glitch or edge on any channel. | Dranching | has a branching qualifier. When satisfied, the | |
| Maximum Delay After | Sample Period 4-8 ns : 8.389 ms Sample Period > 8 ns: | | Edge can be specified as rising, falling or either. | | analyzer will branch to the sequence level specified. | |
| Triggering | 1,048,575 × sample period | Edge/Glitch Recognizers | 2 (in timing mode only) | Occurrence Counters | Sequence qualifier may be specified to occur | |
| Trigger Spe | cifications | Edge/Clitch | | | up to 1,048,575 times before advancing to | |
| Trigger Macros | Trigger setups can be selected from a cate- gorized list of trigger | Width (in channels) [2] | HP 1670D 136/68 HP 1671D 102/51 HP 1672D 68/34 | | the next level. Each sequence level has its own counter. | |
| | macros. Each macro is shown in graphical form and has a written description. Macros | Edge/Glitch Recovery Time | Sample Period 4-8 ns: 28 ns Sample Period > 8 ns: 20 ns + sample period | Maximum Occurrence Count | 1,048,575 | |
| can be chained together to create a custom trigger sequence. | | Greater than Duration (timing only) | Sample period 4-8 ns: 8 ns to 8.389 ms. Accuracy is –2 ns to | Storage Qualification (state only) | Each sequence level has a storage qualifier that specifies the states that are to be stored. | |
| Pattern Recognizers | Each recognizer is the AND combination of bit (0,1, or X) patterns in each label. | | +10 ns Sample period > 8 ns: (1 to 2^{20}) × sample period. Accuracy is -2 ns + sample period | Maximum Sequencer Speed | 125 MHz | |
| Pattern Recognizers | 10 | Less than | + 2 ns ± 0.01% Sample period 4-8 ns: | State Sequence Levels | 12 | |
| Pattern Width (in channels) [2] | HP 1670D136/68HP 1671D102/51HP 1672D68/34 | Duration (timing only) | (timing only) | Accuracy is –2 ns to +10 ns. Sample period > 8 ns: | Timing Sequence | 10 |
| Minimum125 MHz and 250 MHzPatternTiming Modes: 13 nsand Range+ channel-to-channelRecognizerskewPulse Width≤ 125 MHz TimingModes: 1 complex | | (1 to 2 ²⁰) × sample period. Accuracy is 2 ns + sample period – 2 ns ± 0.01% | | | | |
| | period + 1 ns + chan- nel-to-channel skew + 0.01% | | | | | |

| Timers Timers Timer Range | Timers may be Started, Paused, or Continued at entry into any sequence level after the first. 2 400 ns to 500 seconds | Activity Indicators Labels | Provided in the Configuration, State Format, and Timing Format menus for monitoring device- under-test activity while setting up the analyzer. Channels may be | | are kept only when both patterns can be found in an acquisi- tion. Statistics are minimum x to o time, maximum x to o time, average x to o time, and ratio of valid runs to total runs. | |
|---------------------------------|--|----------------------------------|--|---|---|---|
| Timer Accuracy | to ns or 0.1% whichever is greater ± 32 ns or ± 0.1%, whichever is greater 70 ns | | grouped together and given a 6-character name called a <i>label</i> . Up to 126 labels in each analyzer may be assigned with up to 32 channels per label | Compare Mode Functions | Performs post-process ing bit-by-bit comparison of the acquired state data and Compare Image data. | |
| Data In to Trigger Out | e 110 ns typical | | Trigger terms may be given an 8-character name. | Compare Image | Created by copying a state acquisition into the compare image buffer Allows editing | |
| | | Measurem | ent Functions | | of any bit in the | |
| and Displa | y Functions | Markers | Two markers (x and o) are shown as dashed lines in the display. | | Compare Image to a 1, X or O. | |
| Arming | armed by the Run key, the other analyzer, or the Port In. | Time Intervals | The x and o markers measure the time interval between | Compare Image Boundaries | Each channel (column) in the compare image can be enabled or dis- abled via bit masks in | |
| Run | Starts acquisition of data in specified trace mode. | Delta States | Delta States | events occurring on one or more wave- forms or states. Available in state when time tagging is on. elta States The x and o markers measure the number | | the Compare Image. Upper and lower ranges of states (rows) in the compare image can be specified. Any data bits that do not fall within the enabled |
| Stop | Stop halts acquisition and displays the cur- rent acquisition data. | | | | | |
| Trace Mode | Single mode acquires data once per trace specification; repeti- | | of tagged states between any two states (state only). | | channels and the specified range are not compared. | |
| | single mode acquisi- tions until Stop is pressed or until pat- tern time interval or compare stop criteria are met. | Patterns | The x or o marker can be used to locate the nth occurrence of a specified pattern before or after trigger, or after the beginning of data. The o marker | Stop Measurement | Repetitive acquisitions may be halted when the comparison between the current state acquisition and the current Compare | |
| Trigger | Displayed as a vertical dashed line in the timing waveform, | | can also find the nth occurrence of a pat- tern before or after | Compare | equal. Reference Listing | |
| | state waveform and X-Y chart displays and as line 0 in the state listing and state com- pare displays. | Statistics | the x marker. x to o marker statistics are calculated for repetitive acquisitions. Patterns must be specified for both markers, and statistics | Displays | Compare Image and bit masks; Difference Listing display highlights differences between the current state acqui- sition and the Compare Image. | |

| | | Timing Displays timing | | Symbols | | |
|------------------------------|---|-----------------------------------|--|----------------------|---|--|
| Data Entry/ | Display | Waveform | acquisition in wave- | Symbols | | |
| Display Modes | State Listing, State Waveforms, State Chart, State Compare Listing, Compare | Display | form format. | Pattern Symbols | User can define a mnemonic for the spe- cific bit pattern of a label. When data dis- play is SYMBOL, mnemonic is displayed where the bit pattern occurs. | |
| | | Sec/div [2] | 1 ns to 4.4 sec/div/ 1 ns to 2.2 sec/div | | | |
| | Difference Listing, Timing Waveforms, | Delay | – 2,500 s to + 2,500 s | | | |
| | liming Listing, inter- leaved time-correlat- | Accumulate | Waveform display is not erased between | | | |
| | analyzers (time tags | | successive acquisi- tions. | Range Symbols | User can define a mnemonic covering a | |
| | ed State Listing with Timing Waveforms on the same display. | Overlay Mode | Multiple channels can be displayed on one waveform display line. | 5 | range of values. When data display is SYMBOL, values within the specified range are | |
| State X-Y Chart Display | Plots value of a speci- fied label (on y-axis) versus states or apother label (on y- | | When waveform size set to large, the value represented by each waveform is displayed | | displayed as mnemonic + offset from base of range. | |
| | axis). Both axes can be scaled. | | inside the waveform in the selected base. | Number of Symbols | 1000 maximum. | |
| Markers | Correlated to State Listing, State Compare, and State Waveform displays Available as | Displayed Waveforms | 24 lines maximum on one screen. Up to 96 lines may be specified and scrolled through. | | | |
| | pattern, time, or statis- tics (with time count- ing) and states (with state counting on). | System Performance Analysis | SPA includes state histogram, state overview and time interval measure- | | | |
| Accumulate | Chart display is not erased between suc- cessive acquisitions. | | ments to aid in the software optimization process. These tools | | | |
| State Waveform Display | Displays state acquisitions in waveform format. | | provide a statistical overview of your syn- chronous design. For additional information | | | |
| States/div | 1 to mem length/8 | | refer to HP 10390A | | | |
| Delay | $_{\pm}$ memory length | | System Performance | | | |
| Accumulate | Waveform display is not erased between successive acquisi- | | data sheet, pub no. 5091-7850E. | | | |
| | tions. | Bases | Binary, Octal, | | | |
| Overlay Mode | Multiple channels can be displayed on one waveform display line. | | Hexadecimal, ASCII (display only), sym- bols, two's compli- | | | |
| Displayed Waveforms | 24 lines maximum on one screen. Up to 96 lines may be specified and scrolled through. | | inent. | | | |

[2] Full Channel /Half Channel Modes

Ordering Information

HP 1670D-Series Benchtop Logic Analyzers

| HP 1670D | 136-Channel 100-MHz State/250-MHz Timing with 64K Memory Depth and Ethernet LAN |
|--------------|--|
| HP 1671D | 102-Channel 100-MHz State/250-MHz Timing with 64K Memory Depth and Ethernet LAN |
| HP 1672D | 68-Channel 100-MHz State/250-MHz Timing with 64K Memory Depth and Ethernet LAN |
| Additional H | HP 1660C/CS and 1670D-Series Product Options |
| Opt 030 | Extended Memory depth to 1M samples/channel (ordered at the time of purchase) |
| Opt 0B3 | Add Service Manual |
| Opt 1CM | Rack Mount Kit |
| Opt UK9 | Front Panel Cover |
| Opt W30 | 3-Year extended repair service |
| Opt W50 | 5-Year extended repair service |
| Opt OBF | Add Programming Manual |
| Accessory 9 | Software |

CCCSSULY SULLWALE

| HP B3740A | Software Analyzer |
|-----------|--|
| Opt AJ4 | IBM, 3.5-inch Media/Documentation |
| Opt AAY | HP 9000 Series 700 Media/Documentation |
| Opt AAV | SUN (Solaris and SUN OS) Media/Documentation |
| Opt UDY | IBM Single User License |
| Opt UBY | HP 9000 Series 700 Single User License |
| Opt UBK | SUN (Solaris and SUN 0S) Single User License |
| HP 10391B | Inverse Assembler Development Package |

HP 1670D-Series Upgrades

| HP E2471D | Upgrade HP 1670D-Series from 64K to 1M of memory |
|-----------|--|
| Opt 001 | Upgrades HP 1670D from 64K to 1M of acquisition memory |
| Opt 002 | Upgrades HP 1671D from 64K to 1M of acquisition memory |
| Opt 003 | Upgrades HP 1672D from 64K to 1M of acquisition memory |
| HP E2427B | Add keyboard with DIN connector (PC style) |

State/Timing Analyzer Probes & Lead Sets

| HP 5959-9333 | 5 Grey Probe Leads for HP 1670D-Series |
|----------------|--|
| HP 5959-9334 | 5 Short Ground Leads for HP 1670D-Series |
| HP 5959-9335 | 5 Long Ground Leads for All State and Timing Analyzers |
| HP 01650-61608 | 16-Channel Probe Lead Set for State and Timing Analyzers |
| HP 01650-63203 | Termination Adapter for State and Timing Analyzers |
| HP 1810-1278 | 9-Channel IC Termination DIP |
| HP 1810-1588 | Termination IC SIP |
| HP 1251-8106 | 2×10 , 0.1-inch Center Header (Similar to 3M p/n 2520-6002) |
| HP 5090-4356 | Surface-Mount Grabbers (package of 20) |
| HP 5959-0288 | Throughhole Grabbers (package of 20) |

Other Accessories for HP Logic Analyzers

| HP 1180B | Testmobile for the HP 1670-Series |
|--------------|-----------------------------------|
| HP 92199B | Power Strip |
| HP 5041-9456 | Front Cover for HP 1670-Series |
| HP 5062-7379 | Rack Mount Kit for HP 1670-Series |

For more information on

Hewlett-Packard Test & Measurement products, applications or services please call your local Hewlett-Packard sales offices. A current listing is available via Web through AccessHP at http://www.hp.com. If you do not have access to the internet, please contact one of the HP centers listed below and they will direct you to your nearest HP representative.

United States:

Hewlett-Packard Company Test and Measurement Organization 5301 Stevens Creek Blvd. Bldg. 51L-SC Santa Clara, CA 95052-8059 1 800 452 4844

Canada:

Hewlett-Packard Canada Ltd. 5150 Spectrum Way Mississauga, Ontario L4W 5G1 (905) 206 4725

Europe:

Hewlett-Packard **European Marketing Centre** P.O. Box 999 1180 AZ Amstelveen The Netherlands

Japan:

Hewlett-Packard Japan Ltd. Measurement Assistance Center 9-1, Takakura-Cho, Hachioji-Shi, Tokyo 192, Japan Tel: (81-426) 56-7832 Fax: (81-426) 56-7840

Latin America:

Hewlett-Packard Latin American Region Headquarters 5200 Blue Lagoon Drive, 9th Floor Miami, Florida 33126, U.S.A. (305) 267 4245/4220

Australia/New Zealand:

Hewlett-Packard Australia Ltd. 31-41 Joseph Street Blackburn, Victoria 3130 Australia 1 800 629 485

Asia Pacific:

Hewlett-Packard Asia Pacific Ltd 17-21/F Shell Tower, Times Square, 1 Matheson Street, Causeway Bay, Hong Kong Fax: (852) 2506 9285

Technical information in this document is subject to change without notice.

5964-3666E Printed in the U.S.A.

Copyright[©] **Hewlett-Packard Company 1996** 9/96