# TRANSFUR REDUCE Version 1.10 module PLD01 Simple Reductions enable SLISRO SLISRO **DASH-ABEL INTERFACE** enable Q2 Q2 enable Q1 01 enable Q 00 03 enable SRISLO enable PRESTO SLISR enab 02 enal 01 ena 1983,1984 Data QO er REDUCE comp. enable FUSEMAP Version 1.10 COF SIMULATE Version 1.10 Copyright (c) 1983,1984 Da module PLD01 -24 of 132 terms used FUSEMAP complete. y UL y vectors in USZ passed SIMULATE complete. module PLD01 . . . . . . . . . . . DATA I/O

## DASH-ABEL: CREATE PLD DESIGNS USING SCHEMATIC CAPTURE.

DASH-ABEL<sup>™</sup> Interface links two powerful software tools, FutureNet's DASH<sup>™</sup> PC Schematic Capture System and Data I/O<sup>®</sup>'s ABEL<sup>™</sup> programmable logic design tool. These software programs allow you to describe logic functions by graphically arranging discrete or generic logic elements on a PC and automatically translating your design into programmable logic using ABEL. In ABEL, it is optimized and translated into a logic programmer-readable syntax. While DASH and ABEL can function as standalone design tools, the DASH-ABEL Interface assimilates the power of each for even greater design flexibility.

Because DASH-ABEL takes full advantage of ABEL's natural design language, it allows you to express your designs in any combination of schematics, Boolean equations, truth tables or state diagrams. You can design one segment of a logic circuit as a schematic and another in the ABEL language.

SCHEMATIC ENTRY: A NEW WAY TO CAPTURE PLD DESIGNS. Developed by FutureNet, DASH-1™ and enhanced DASH-2<sup>™</sup> schematic entry packages integrate the personal computer with graphics processing to create the first personal computer workstation for board-level and chip-level system design. They virtually eliminate manual drafting by allowing the design engineer to create new schematics or change existing drawings directly on an IBM<sup>®</sup> PC, XT or AT.

## ABEL: THE POWERFUL HIGH-LEVEL LOGIC DESIGN

**TOOL.** Data I/O's Advanced Boolean Expression Language (ABEL) compiles logic designs for virtually any programmable logic device (PLD), including PAL®s, PROMs, FPLAs, FPLSs and PLEs. It lets you express your design in any combination of truth tables, state diagrams or Boolean equations – whatever works best for you.

In ABEL, simulation is an integral aspect of the design process. You can write functional test vectors to verify your design in the same source file and syntax as the design itself. With the interactive simulation loop, you can create segments of a design, write test vectors and debug the design.

ABEL minimizes design effort and maximizes design flexibility. For example, set nota-





DASH-ABEL links DASH Schematic Entry Series with ABEL, a high-level logic design tool, to provide a comprehensive logic development workstation for implementing schematics in programmable logic.





tion lets you group signals together and treat each set as a unit in your design description. ABEL's powerful logic-reduction algorithm reduces the number of product terms for a given logic function. And ABEL produces files in standard formats, which can be downloaded directly into any logic programmer.

## THE AUTOMATED DESIGN PROCESS.

THE CREATION OF THE CIRCUIT. Conceptualize your circuit design using schematic capture by selecting standard TTL devices from the DASH parts library or generic logic symbols from DASH-ABEL. By entering a few simple commands, you can move or delete components and modify or replicate the circuit.

Using ABEL's high-level syntax, you can create design test vectors for design verification during this stage.

**THE CONVERSION TO BOOLEAN EQUATIONS.** When you have finalized your circuit, identify the inputs and outputs of the schematic portions to be converted into programmable logic and create an ABEL "text box" for those segments. The text box includes your PLD selection and pin declarations.

DASH-ABEL then automatically extracts the selected segments and translates them

into an ABEL source file directly from the DASH output file. Target PLDs and schematic sections can be easily changed.

**PROCESSING THE DESIGN.** You can now use ABEL to translate the source file into a fusemap. After all circuit functions entered with DASH have been converted to Boolean equations, ABEL's language processor quickly performs the tedious logic reduction and error checking chores.

By using the test vectors you have created during design, ABEL can simulate operation and verify that the device will function properly before actual programming takes place. As a final step, it automatically creates documentation describing your design. This includes a full list of the reduced equations, a record of test vectors, a fusemap and a chip diagram showing the names of the input and output pins. You are now ready to download the fusemaps and test vectors into your logic programmer.

#### THE COMPLETE LOGIC DEVELOPMENT ENVIRON-

**MENT.** Data I/O offers a comprehensive logic development environment which allows you to capture the power of even the most complex PLDs. Tailored to your individual requirements, a complete programmable logic workstation could include an IBM XT, ABEL, DASH-2, DASH-ABEL Interface, PROMlink<sup>™</sup> (optional programmer and file handler software) and a model 60 Logic Programmer. To discover how our logic development environment replaces the need for expensive and cumbersome computer-aided engineering systems, contact your local sales engineer for ordering information.





Equality Comparator':

INA2. INA3. INA4. INA5 pin 9, 8, 7, 6, 5, 4, 3, 2;

INB2, INB3, INB4, IN pin 20, 21, 22, 23, 24,

'F82S100':

EQU

BUFFER

OE

DASH-ABEL allows design

DASH-ABEL allows design engineers to express the design of PLDs in the same schematic form as the entire circuit.

SOFTWARE UPDATE SERVICE. Joining Data I/O's Software Update Services assures you of prompt software updates for new devices and enhancements.

#### GENERAL SPECIFICATIONS

Personal computer (distributed on double-sided, double-density 5-1/4" floppies). COMPATIBLE COMPUTERS: MS™-DOS or PC-DOS operating systems. 256k or larger memory. Requires FutureNet's DASH Schematic Capture Package and Data I/O's ABEL for operation.

DEVICES SUPPORTED:

Most 20- and 24-pin PALs, 40- and 84-pin PALs. All IFLs: FPLS and FPGA. Most popular logic PROMs.

DASH: DASH Schematic Capture eliminates manual drafting by allowing the design engineer to create new schematics or change existing drawings directly on an IBM PC, XT or AT.

ABEL compiles logic designs for virtually all PLDs, ABEL: including PALs, PROMs, FPLAs, FPLSs and PLEs. It also lets you express your design in any combination of truth tables, state diagrams or Boolean equations. ABEL is also available for VAX™ and VALID™ systems.

Data I/O's PLDtest dramatically reduces test vector PLDtest: generation time from days to just minutes, and assures faithful reproduction of your PLD design. It also provides fault grading to help engineers build testability into their PLD designs.

With Data I/O's PROMlink software driver, you PROMlink: can operate Data I/O's programmers from an IBM PC. This software package delivers the simplicity of a menu-driven operation and data file management.

> Call your nearest Data I/O sales office or representative for more information about any of our logic development software tools.

TMDASH-1, DASH-2 and DASH-ABEL are trademarks of FutureNet Corporation.

TMABEL, PROMlink and PLDtest are trademarks of Data I/O Corporation.

TMMS-DOS is a trademark of Microsoft Corporation. TMVAX is a trademark of Digital Equipment Corporation. TMVALID is a trademark of Valid Logic Systems.

Data I/O Corporation

P.O. Box 97046 Redmond, WA 98073-9746 (206) 881-6444

problems.

### **U.S. REGIONAL** SALES FACILITIES

Northern California 1700 Wyatt Drive Suite 1 Santa Clara, CA 95054 (408) 727-0641

#### Southern California

3505 Cadillac Avenue Suite L-1 Costa Mesa, CA 92626 (714) 662-1182

#### **Central Region**

1810 N. Glenville Drive Suite 108 Richardson, TX 75081 (214) 235-0044

#### Eastern Region

Birch Pond **Business Center** 22 Cotton Road Nashua, NH 03063 (603) 889-8511

#### FutureNet Corporation

9310 Topanga Čanyon Boulevard Chatsworth, CA 91311-5728 (818) 700-0691

- DATA I/O is a registered trademark of Data I/O Corporation.
- PAL is a registered trademark of Monolithic Memories, Inc.
- IBM is a registered trademark of IBM Corporation.

## INTERNATIONAL 10525 Willows Road N.E. SALES FACILITIES

Data I/O has sales and sales representative offices worldwide to answer your questions or

> Data I/O Japan Ginza Orient Building 6-F 8-9-13, Ginza Chuo-ku Tokyo 104, Japan (03) 574-0211

Data I/O Europe

World Trade Center Strawinskylaan 633 1077 XX Amsterdam The Netherlands (20) 622866

## Data I/O Germany

GmbH Bahnhofstrasse 3 D-6453 Seligenstadt Federal Republic of Germany (6182) 3088/89

#### CANADIAN REPRESENTATIVE

Allan Crawford Associates, Ltd. 5835 Coopers Ave. Mississauga, Ontario L4Z 1R9 (416) 890-2010