## Decoding The H316/H516 "Generic A" Instructions

Bob Supnik, 23-Jul-2001

## Introduction

The Honeywell Series $16(\mathrm{H} 116, \mathrm{H} 316, \mathrm{H} 416, \mathrm{H} 516, \mathrm{H} 716)$ was a family of 16 b minicomputers sold from the mid-60's to the mid-70's. The series was originally built by Computer Controls Corporation and designated the DDP family. In 1969, Honeywell purchased Computer Controls and renamed the family the Series 16. Historically, the most famous model in the series was the H516, which was used as the original Arpanet "Interface Message Processor" or IMP - the world's first router. This paper is concerned with the H 316 and H 516 , which were logically identical.

Like many 1960's minicomputers, the $\mathrm{H} 316 / \mathrm{H} 516$ was accumulator rather than general register based. It had an instruction group (known in the hardware documentation as the Generic A group) for manipulating the accumulator (A) and the carry flag (C). In many contemporary machines, the accumulator manipulation instruction was microcoded; that is, individual bits or fields in the instruction controlled individual functions in the data path. For example, the PDP-7/9 operate instruction was decoded as follows:


In the H316/H516, the skip instruction group was also microcoded:



But the generic A instruction group were not, apparently, microcoded. In addition, the generic A group was very sparsely encoded: only 16 combinations out of a possible 1024 were defined. What did the undefined instructions do? How did the group really work?

## Prior Work

In 1971, Donald Bell, at the National Physics Laboratory in the UK, wrote a technical note on "Micro-coding the DDP-516 Computer" [1]. By scanning all possible 1024 generic A instructions, he demonstrated that:

1. All of the generic $A$ instructions had reproducible results.
2. Instruction bit 7 had no effect on operation, effectively halving the number of possible unique instructions.
3. The 512 potential remaining instructions fell into groups, with up to 46 different instructions producing the same result.

Bell offered a partial explanation of how the generic A group was implemented; but his explanation was insufficient, as Adrian Wise demonstrated in his 1999 H316/H516 simulator [2].

## Generic A Decoding

The implementation of the generic A group depends on the particular details of the H316/H516 data path. The data path consists of a two input adder, multiplexors on the adder inputs, a results distribution register (D), logic for storing part or all of $D$ back into $A$, and logic for manipulating the carry flag:


Some points to note:

1. The $G$ mux selects $A, X$, or no input. If there is no input, the output is 0 . For the generic A instructions, the only available choices are A or 0 .
2. The H mux selects M (memory input), $\sim \mathrm{M}$ (memory input complemented), $\mathrm{P}, \mathrm{Y}$, or no input. If there is no input, the output is 177777 . For the generic A instructions, the only available choices are M and $\sim \mathrm{M}$ together, producing 0 , or no input, producing 177777.
3. The adder performs either a true add or, if carries are suppressed, an exclusive OR.
4. Unless a register is explicitly cleared, a transfer OR's new information into the register. If multiple sources are transferred simultaneously, all the sources are OR'd together.
5. The adder lacks a $\sim A$ input. Any instruction requiring the complement of $A$ must use the adder to perform the operation A XOR 177777.

Generic A instructions are performed in four or six phases. A four phase instruction consists of:

| T1 | decoding |
| :--- | :--- |
| T2 | setup |
| T3 | adder |
| T4 | distribution, carry |

A six phase instruction repeats phases 2 and 3, with special overrides on the arithmetic unit during the repeated cycles:

| T1 | decoding |
| :--- | :--- |
| T2 | setup |
| T3 | arithmetic |
| T2 repeat | distribution |
| T3 repeat | adder, forced add <br> T4 |
| distribution, carry |  |

The data path and timing is controlled by hard-wired decode logic, as follows:


## Generic A Instructions

The logic in the previous section was implemented as part of the SIMH simulator [3] for the H316/H516. Using a special test harness, the simulator produced a decomposition of the generic A group into unique instructions. This was compared to the output of the original instruction scan program, executing on a real H316; the results were identical. Thus, the simulated logic accurately reproduced the generic A implementation of a real H316.

The following table lists the unique instructions within the generic A group. Where Bell provided mnemonics, they are used. Where he did not, the instruction function is shown in a C-like notation.

NOP: no operation

```
140000140010140020140030140041140043140045140047
140051140053140054140055140057140061140062140063
140065140066140067140071140072140073140074140075
140076140077140400140410140420140430140441140445
140451140454140455140461140465140471140474140475
```

CMA (complement accumulator): $A \leftarrow \sim A$
140001140003140005140007140011140013140015140017
140021140022140023140025140026140027140031140032
140033140035140036140037140101140103140105140107
140111140113140115140117140401140405140411140415
140421140425140431140435140501140505140511140515
CRA (clear A): $A \leftarrow 0$
140002140006140040140060140102140106140440140460
SSM (set sign minus): A1 $\leftarrow 1$
140004140014140104140114140404140414140500140504
140510140514
$\mathrm{CM} 1: \mathrm{A} \leftarrow \mathrm{C}-1$
140012140016140112140116
CHS (change sign): A1 $\leftarrow \sim$ A1
140024140034140424140434
AD1 (add 1 to A, do not change $C$ ): $A \leftarrow A+1$
140042140046140443140447140462140463140466140467

CAR (clear A right): A $\leftarrow \mathrm{A} \& 177400$
140044140064140444140464

```
CAL (clear A left): A \leftarrow A & 377
140050140070 140450140470
ADC (add C to A, do not change C): A}\leftarrow\textrm{A}+\textrm{C
140052140056140453140457140472140473140476140477
SSP (set sign plus): A1 \leftarrow0
140100140110
C}\leftarrowC|\mp@code{~A1,A1\leftarrow0
140120140130
CMA/ORC: A\leftarrow~A, C \leftarrow C A A1
140121140122140123140125140126140127140131140132
140133140135140136140137140521140525140531140535
CHS/ORC: A1 \leftarrow~A1, C \leftarrowC C A1
140124140134140520140524140530140534
ICL (interchange and clear left): A \leftarrowA >> 8
140140
BTR (OR left to right): A \leftarrow A | (A >> 8)
140141140143140145140147140151140153140154140155
140157140541140545140551140554140555
A\leftarrow(A+1)\((A+1)>> 8)
140142140146140543140547
LTR (copy left to right): A\leftarrow(A & 177400)| (A >> 8)
140144140544
BCL (OR to right, clear left): A\leftarrow(A & 377)|(A>> 8)
140150
A\leftarrow(A+C)|((A+C)>> 8)
140152140156140553140557
ORC/ICL: C \leftarrowC| A1, A\leftarrowA>>8
140160
ORC/BTR: C \leftarrowC| A1, A\leftarrowA|(A>> 8)
140161140162140163140165140166140167140171 140172
140173140174140175140176140177140561140565140571
140574140575
```

$\underline{\text { ORC/LTR }: ~} \mathrm{C} \leftarrow \mathrm{C}|\mathrm{A} 1, \mathrm{~A} \leftarrow(\mathrm{~A} \& 177400)|(\mathrm{A} \gg 8)$ 140164140564
$\underline{\mathrm{ORC} / \mathrm{BCL}}: \mathrm{C} \leftarrow \mathrm{C}|\mathrm{A} 1, \mathrm{~A} \leftarrow(\mathrm{~A} \& 377)|(\mathrm{A} \gg 8)$ 140170
$\underline{\text { RCB (reset } C \text { bit) }: ~} \mathrm{C} \leftarrow 0$
140200140201140203140204140205140207140210140211 140213140214140215140217140220140221140222140223 140224140225140226140227140230140231140232140233 140234140235140236140237140301140303140304140305 140307140311140313140314140315140317

AOA (add 1 to A$): \mathrm{A} \leftarrow \mathrm{A}+1, \mathrm{C} \leftarrow$ overflow 140202140206140302140306

ACA (add C to $A$ ) $: A \leftarrow A+C, C \leftarrow$ overflow 140212140216140312140316

ICR (interchange and clear right): $A \leftarrow A \ll 8$ 140240140260

BTL (OR right to left): $\mathrm{A} \leftarrow \mathrm{A} \mid(\mathrm{A} \ll 8)$
140241140243140245140247140251140253140254140255 140257140261140262140263140265140266140267140271 140272140273140274140275140276140277
$A \leftarrow(A+1) \mid((A+1) \ll 8)$
140242140246
BCR (OR to left, clear right): $\mathrm{A} \leftarrow(\mathrm{A} \& 177400) \mid(\mathrm{A} \ll 8)$
140244140264
$\underline{\text { RTL (copy right to left) }: ~} \mathrm{~A} \leftarrow(\mathrm{~A} \& 377) \mid(\mathrm{A} \ll 8)$ 140250140270
$A \leftarrow(A+C)\rfloor((A+C) \ll 8)$
140252140256
$\underline{R C B / S S P}: \mathrm{C} \leftarrow 0, \mathrm{~A} 1 \leftarrow 0$
140300140310
CSA (copy sign and set plus): $\mathrm{C} \leftarrow \mathrm{A} 1, \mathrm{~A} 1 \leftarrow 0$ 140320140330

```
CPY (copy sign): C \leftarrowA1
140321140322140323140324140325140326140327140331
140332140333140334140335140336140337
ICA (interchange A): A\leftarrow byteswap (A)
140340
BTB (OR to both halves): A \leftarrow A | byteswap (A)
140341140343140345140347140351140353140354140355
140357
A\leftarrow(A+1)| byteswap (A+1)
140342140346
A\leftarrowA1| byteswap (A)
140344
A\leftarrow(A & 0377) | byteswap (A)
140350
A\leftarrow(A+C)| byteswap (A+C)
140352140356
ORC/ICA: C}\leftarrowC|A1,A\leftarrow\mathrm{ byteswap (A)
140360
ORC/BTB: C \leftarrowC C A A1, A\leftarrowA A byteswap (A)
140361140362140363140365140366140367140371140372
140373140374140375140376140377
C}\leftarrow\textrm{C}|\textrm{A}1,\textrm{A}\leftarrow\textrm{A}1|\mathrm{ byteswap (A)
140364
```



```
140370
LD1 (load 1): A\leftarrow1
140402140406140502140506
TCA (two's complement A): A \leftarrow-A
140403140407140422140423140426140427140503140507
ISG (inverse sign): A\leftarrow2*C - 1
140412140416140512140516
```

```
CMA/ADC: A \leftarrow~A + C
140413140417140432140433140436140437140513140517
A2A (add 2 to A): A\leftarrowA+2
140442140446
A2C (add 2*C to A):A\leftarrowA+2*C
140452140456
TCA/ORC: A\leftarrow-A,C}\leftarrowC| A1
140522140523140526140527
CMA/ADC/ORC: A \leftarrow~A + C, C \leftarrow C A A1
140532140533140536140537
ICS (interchange, clear left, keep sign bit): A\leftarrowA1|(A>> 8)
140540
A\leftarrow(A+2)\((A+2)>>8)
140542140546
A\leftarrowA1|(A & 0377) ( (A >> 8)
140550
A\leftarrow(A+2*C)\((A+2*C)>> 8)
140552140556
A\leftarrowA1|(A>> 8),C\leftarrowC|A1
140560
A\leftarrow(A+1)\((A+1)>>8),C\leftarrowC|A1
140562140563140566140567
A\leftarrowA1|(A & 377)|(A>> 8),C\leftarrowC|A1
140570
A\leftarrow(A+C)\((A+C)>>8),C\leftarrowC\A1
140572140573140576140577
SCB (set C bit): C \leftarrow1
140600140601140604140605140610140611140614140615
140620140621140624140625140630140631140634140635
140700140701140704140705140710140711140714140715
140720140721140724140725140730140731140734140735
```

```
A2A/SCB:A\leftarrowA+2,C\leftarrow1
140602140606140702140706
AOA/SCB:A\leftarrowA+1,C\leftarrow1,
140603140607140622140623140626140627140703140707
140722140723140726140727
A2C/SCB:A\leftarrowA+2*C,C\leftarrow1
140612140616140712140716
ACA/SCB:A\leftarrowA+C,C\leftarrow1
140613140617140632140633140636140637140713140717
140732140733140736140737
ICR/SCB:A\leftarrowA<<8,C\leftarrow1
140640140660
A\leftarrowA|(A<< 8),C\leftarrow1
140641140645140651140654140655140661140665140671
140674140675
A\leftarrow(A+2)\((A+2)<<8),C\leftarrow1
140642140646
A\leftarrow(A+1)\((A+1)<<8),C\leftarrow1
140643140647140662140663140666140667
A\leftarrow(A & 177400) \(A<< 8),C\leftarrow1
140644140664
RTL/SCB: A\leftarrow(A & 377) \ (A<< 8), C\leftarrow1
140650140670
A\leftarrow(A+2*C)\((A+2*C)<< 8),C\leftarrow1
140652140656
A\leftarrow(A+C)|((A+C)<<8),C\leftarrow1
140653140657140672140673140676140677
A\leftarrowA1 | byteswap (A), C\leftarrow1
140740140760
BTB/SCB: A \leftarrow A | byteswap (A), C \leftarrow }
140741140745140751140754140755140761140765140771
140774140775
```

$\mathrm{A} \leftarrow(\mathrm{A}+2) \mid$ byteswap $(\mathrm{A}+2), \mathrm{C} \leftarrow 1$
140742140746
$\mathrm{A} \leftarrow(\mathrm{A}+1) \mid$ byteswap $(\mathrm{A}+1), \mathrm{C} \leftarrow 1$ 140743140747140762140763140766140767
$\mathrm{A} \leftarrow(\mathrm{A} \& 177400) \mid$ byteswap $(\mathrm{A}), \mathrm{C} \leftarrow 1$ 140744140764
$A \leftarrow A 1|(A \& 377)|$ byteswap $(A), C \leftarrow 1$ 140750140770
$A \leftarrow\left(A+2^{*} C\right) \mid$ byteswap $\left(A+2^{*} C\right), C \leftarrow 1$
140752140756
$A \leftarrow(A+C) \mid$ byteswap $(A+C), C \leftarrow 1$
140753140757140772140773140776140777
This chart differs from Bell's in one case. Bell identified 140413 as CMA/ACA, with equivalent encodings 140417, 140432, 140433, 140436, 140437, 140513, 140517, 140532, 140533, 140536, 140537. On the H316, 140413 is actually CMA/ADC ( C is not changed), and the equivalent encodings are 140417, 140432, 140433, 140436, 140437, 140513, 140517. The four instructions 140532, 140533, 140536, 140537 are a separate group implementing CMA/ADC/ORC. This does not mean that Bell was wrong: he ran his experiment on an H 516 , while this table is derived from an H 316 . The machines are supposedly equivalent, but without H516 logic prints, or access to a real system, we can't be sure.

## Acknowledgements

As is often the case in computer history work, this paper would not have been possible without the help of colleagues whom I know mostly or exclusively through the Internet. Adrian Wise created and maintains an invaluable set of web pages on the computers, transcribed software and manuals, and wrote the first H316/H516 simulator. Al Kossow provided online documentation. Mike Umbricht provided the hardware prints that unlocked the secrets of the generic A logic. Finally, Adrian closed the loop between simulated logic and real machine by running the instruction scan on his H316.

## References

[1] On the web at http://www.sapere.demon.co.uk/computers/microcode.html.
[2] On the web at http://www.sapere.demon.co.uk/computers/emulator.html. The current version (1.2) reflects the results of this paper.
[3] On the web at http://www.tiac.net/users/mps/retro/index.html.

