SDS TECHNICAL INFORMATION

MODEL 92 COMPUTER THEORY OF OPERATION MANUAL (PRELIMINARY)

SDS 900864A

June 1965

SCIENTIFIC DATA SYSTEMS

MODEL 92 COMPUTER THEORY OF OPERATION MANUAL (PRELIMINARY)

SDS 900864A

June 1965



SCIENTIFIC DATA SYSTEMS/1649 Seventeenth Street/Santa Monica, California/UP 1-0960

CONTENTS

Page

Chapter 1	Introdu	action to the Hardware	
- -	1.1	Hardware Characteristics	1-2
	1.2	Hardware Organization	1-3
Chapter 2	Introdu	action to Programming	
	2.1	Memory Word Format	2 - 1
	2.2	Instruction Word Format	2 - 1
	2.3	Operand Word Format	2-5
	2.4	Description of Opcodes	2-5
	2.5	Memory Allocation	2-12
Chapter 3	Timing	g	
	3.1	Common Clock	3 - 1
	3.2	Clock Counter	3 - 1
	3.3	Phases	3 - 1
	3.4	Cycle Alteration	3 - 1
	3.5	Summary	3-2
Chapter 4	Memor	r y	
	4.1	Basic Operation	4-1
	4.2	Parity	4-2
	4.3	Timeshare	4-4
Chapter 5	Adder		
	5.1	Introduction	5 - 1
	5.2	Operations	5-2
Chapter 6	Basic	Internal Operations	
	6.1	Introduction to Timing Charts	6-1
	6.2	End	6-1
	6.3	Operand Assembly	6-2
	6.4	Trap	6-13
	6.5	Basic Opcodes	6-15

CONTENTS (Continued)

		oon in the communication	Daga
Chapter 7	Consc	ole Operations	rage
	7.1	Introduction	7-2
	7.2	Register Display/Alteration	7-4
· * •	7.3	Console Functions	7-7
	7.4	Fill	7-14
	7.5	Miscellaneous Switches	7-17
	7.6	Lights	7-19
Chapter 8	Interr	upts	
	8.1	Introduction	8 - 1
	8.2	Recognition	8-4
· .	8.3	BRC Opcode	8-6
	8.4	Leaving Idle	8-8
	8.5	Single Instruction Interrupts	8-10
Chapter 9	Alert	and Text I/O Equipment	
• •	9.1	Introduction	9-1
•	9.2	EOM Opcode	9-3
	9.3	SES Opcode	9-7
Chapter 10	Paral	lel I/O	
	10.1	Introduction	10-1
	10.2	Connectors	10-4
	10.3	POT/BPO Opcodes	10-6
	10.4	PIN/BPI Opcodes	10-10
Chapter 11	Standa	ard I/O Channel	
	11.1	Initialization	11-1
	11.2	Character Transmission and Precessing	11-1
	11.3	Parity	11-5
• •	11.4	Channel Error	11-5

CONTENTS (Continued)

Page

Chapter 11	Standa	rd I/O Channel (Continued)	
	11.5	Termination	11-6
	11.6	Channel Tests	11-8
	11.7	Interrupts	11-9
	11.8	Mag-tape Scan	11-9
	11.9	Interlace	11-10
	11.10	Connectors	11-12
	11.11	Channel Timing Charts	11-14
	11.12	Channel Opcodes	11-38
	11.13	WOT/ROT Opcodes	11-39
	11.14	WIN/RIN Opcodes	11-41

PREFACE

Model 92 Computer is a high-speed, general purpose digital computer designed for real-time systems control, direct digital control, message switching, and repetitive, high-speed computation. The computer is completely modular, utilizing monolithic integrated circuits.

This preliminary manual describes the hardware logic and operation of the central processor, memory, and control console. Additional information on programming, logic, and circuits can be found in the following publications:

SDS 900505B	SDS 92 Computer Reference Manual
SDS 900925A	Model 92 Computer Logic Equations,
	Main Frame and Memory
SDS 900921A	Model 92 Computer General Reference
	Drawings

SDS 900922A

92 Computer Module Reference Data



Model 92 Computer

CHAPTER 1

Introduction to the Hardware

1.1 Hardware characteristics

1.2 Hardware organization



BLOCK DIAGRAM

1.1 Hardware characteristics

All flip-flops used in the 92 main frame have the following hardware characteristics:

 All flip-flops are the usual RS type. However, they also receive a common clock. All changes of state are made on the falling edge of this clock. [This means that the contents of two flip-flops may be directly interchanged;

e.g.

2.

sA1	•	=	Axb B1	
rAl		=	Axb Bl	

sB1 = Axb A1 $rB1 = Axb \overline{A1}$

When the gating term Axb is true, the falling edge of the clock will swap Al and Bl.]

If the set term and the reset term are both true, the flipflop will set on the falling edge of the clock. [This means the example above may be simplified to:

> sAl = Axb BlrAl = AxbsBl = Axb Al

 $\mathbf{r} \mathbf{E} \mathbf{1} = \mathbf{A} \mathbf{x} \mathbf{b}$

Logically, any flip-flop in the 92 main frame falls into one of two groups:

 Standard RS type. These are recognizable in the equations as those flip-flops which have both a SET equation and a RESET equation; e.g.,

sAl = Axb BlrAl = Axb

2. Repeater type. These flip-flops will automatically reset if there is no set input. However, these flip-flops will not set or reset unless they receive an enable signal. [This is accomplished by holding the reset true and using the enable to gate the common clock.] These flipflops are recognizable in the equations as those which have a SET equation (only) and an ENAPLE equation; e.g.,

> sBl = AlBg = Axb

Most of the logic is implemented via AND-OR-BUFFER or AND-OR-INVERTER hardware. The outstanding exceptions are the terms which enable the proper inputs to the adder. These have been implemented via NANDS because of speed considerations.

1.2 Hardware organization

A REGISTER

FUNCTION:

The A register is the index register. A also defines the block length for block I/O opcodes (50, 51, 54, 55). A may also be used as an auxillary accumulator.

IMPLEMENTATION:

12 repeater flip-flops designated A0, ..., A11.

CONTROL TERMS:

Ag - enables the repeater flip-flops that make up A

Axas	-	shifts A left one binary bit position
Axb	-	interchanges A and B
Axja	-	gates Ja into A
Axjas	-	gates Ja, shifted right one binary bit position,
in en		into A

B REGISTER

FUNCTION:

The B register is the main accumulator.

IMPLEMENTATION:

12 repeater flip-flops designated B0,..., B11.

CONTROL TERMS:

Bg -	enables the repeater flip-flops that make up B
Axb -	interchanges B and A
Axjas -	shifts B right one binary bit position
Bxbsl -	shifts B left one binary bit position

C REGISTER

FUNCTION:

The C register acts as the main exchange register between memory (M) and both the internal logic and the input/ output logic.

IMPLEMENTATION:

12 repeater flip-flops designated C0,...,Cll.

CONTROL TERMS:

Cg - enables the repeater flip-flops that make up C

Cxi	-	gates a PIN input word into C
Cxja		gates Ja into C
Cxjm	-	gates Jm into C
Cxw	-	gates Wr into C

FL

FUNCTION:

Fi holds arithmetic overflow information. Fl also holds the result (0 or 1) of a sense or compare instruction.

IMPLEMENTATION:

l RS flip-flop designated Fl. However, the implementation is such that Fl appears to be a repeater flip-flop.

CONTROL TERMS:

Flg	-	enables the quasi-repeater flip-flop FL.	
Fls		is the set signal to the quasi-repeater flip-flop F	1.

Ja LINES

FUNCTION:

The Ja LINES are the outputs of the adder.

IMPLEMENTATION:

15 lines designated Jau0, Jaul, Jau2, Ja0,..., Jall.

CONTROL TERMS:

Gpxa	-	gates A onto Ja
Gpxad	-	gates A + C onto Ja
Gpxam	-	gates A-l onto Ja
Gpxc	-	gates C or C + 1 onto Ja

Gpxeo	-	gates A (+) C onto Ja	
Gpxex	· -	gates A \wedge C onto Ja	
Gpxs	-	gates S onto Ja	
Gpxsi	-	gates S + 1 onto Ja	
Gpxsu	-	gates A-C onto Ja	
Gnnac	-	gates C-A onto Ja	
Prbu	-	merges the control panel SET BUTTONS with the	3.
		current contents of Ja	

Jm BUSS

FUNCTION:

The Jm BUSS is the memory buss.

IMPLEMENTATION:

12 lines designated Jm0, ..., Jmll.

CONTROL TERMS:

Jmxa	-	gates A onto Jm
Jmxc	-	gates C onto Jm
Jmxp	-	gates P0-P11 onto Jm
Jmxpu	-	gates [F l , Pct, 0,, 0, Pu0, Pu1, Pu2] onto Jm.
Jmxwr	-	gates Wr onto Jm
Mw	-	gates M onto Jm
Jmxz	-	gates the Data Multiplexing Systems input word onto Jm

L LINES

FUNCTION:

The L LINES contain the address of the current memory reference.

IMPLEMENTATION:

15 lines designated $L0, \ldots, L14$.

CONTROL TERMS:

Ts - gates S onto L

Ts Dmc - gates the interlace's memory reference address onto L

Dmc - gates the Data Multiplexing System's memory reference address onto L

M REGISTER

FUNCTION:

The M register holds the contents of (read) or for (write) the currently referenced memory location.

IMPLEMENTATION:

13 flip-flops designated M0,..., M12.

M12 is the parity bit.

CONTROL TERMS:

Mw - gates Jm to M0 through Mll and even parity to Ml2.

O REGISTER

FUNCTION:

The O register holds the current opcode.

IMPLEMENTATION:

6 repeater flip-flops designated Or, Ol,..., O5.

CONTROL TERMS:

Og - enables the repeater flip-flops that make up O Tp End - gates the next opcode into O

09,010,011

FUNCTION:

O9-O11 provide temporary storage for the most significant three bits of a 15-bit operand address. O9-O11 also hold part of an EOM/SES control word.

IMPLEMENTATION:

3 RS flip-flops designated O9, O10, O11.

CONTROL TERMS:

¢0 Tp Lp - gates Su0-Su2 into O9-O11.

 ϕ Tp \overline{Lp} - gates C9-C11 into O9-O11.

PREGISTER

FUNCTION:

The P register holds the address of the next instruction.

IMPLEMENTATION:

15 repeater flip-flops designated Pu0, Pu1, Pu2, P0, ..., Pl1.

CONTROL TERMS:

Pg	-	enables the repeater flip-flops that make up	P
Pxbu	-	gates the control panel set buttons into P	
Pxja	-	gates Ja into P	
Pxp	-	recirculates P	

FUNCTION:

Pct gates the normal execution of the full-word I/O opcodes.

(10/50, 11/51, 14/54, 15/55). Pct causes these commands to trap.

IMPLEMENTATION:

l RS flip-flop designated Pct.

R REGISTER

FUNCTION:

The R register receives/presents the input/output character from/to the connected peripheral.

IMPLEMENTATION:

12 repeater flip-flops designated R1,...,R12.

CONTROL TERMS:

Rg	-	enables the repeater flip-flops that make up R
W4 W9	-	gates the output precessing (i.e. intershifting) of R
•		and Wr

W4 $\overline{W9}$ - gates the input precessing (i.e. intershifting) of R and Wr

 $\overline{W5}$ W6 $\overline{W9}$ - gates the merging of an input character into R

S REGISTER

FUNCTION:

The S register holds the address of the current memory reference by the main frame.

IMPLEMENTATION:

15 repeater flip-flops designated Su0, Su1, Su2, S0,...,S11.

CONTROL TERMS

Sg	-	enables the repeater flip-flops that make up S
Sxcl	-	gates C7-C11 into S7-S11
Sxcm	- ``	gates O9-O11 into Su0-Su2 and C0-C6 into S0-S6
Sxcs	-	gates 1 into S7 and C9-C11 into S8-S10
Sxja	-	gates Ja into S
Sxp	-	gates P into S
Int	<u>-</u>	gates the proper interrupt address into S (S2-S10)
Tr	-	gates the proper trap address into S (S5-S10)

W REGISTER

FUNCTION:

The W register holds the unit address of the currently connected peripheral.

IMPLEMENTATION:

5 repeater flip-flops designated W9, W11,..., W14

1 RS flip-flop designated W10

CONTROL TERMS:

Wg	-	enables the repeater flip-flops that make up W
Wc	-	clears W
Ws	-	gates C6-C11 into W
Tl \overline{Ta}	Wh	- clears W

Wr REGISTER

FUNCTION:

The Wr register provides a one-computer-word buffer between the main frame logic (C) and the input/output character (R).

IMPLEMENTATION:

12 repeater flip-flops designated Wr0, ..., Wrll.

CONTROL TERMS:

Wrg		enables the repeater flip-flops that make up Wr
Iw Wx	-	gates C into Wr
W4	-	gates the precessing (i.e. intershifting) of Wr and R
Wrxjm		gates Jm into Wr

CHAPTER 2

Introduction to **Programming**

2.1 Memory word format

2.2 Instruction word formats

2.3 Operand word format

- 2.4 Description of opcodes
- 2.5 Memory allocation

2.1 Memory word format

The 92 computer word is 12 binary bits long.

0 1 2 3 4 5 6 7 8 9 10 11

The bits will be numbered from left to right as shown above.

2.2 Instruction word formats

The 92 allows 6 different modes of addressing. Some of these modes need only one computer word to define both the opcode and either the effective address (i.e. the address of the operand) or the indirect address (i.e. the address at which addressing is reinitiated). The remaining addressing modes require two contiguous computer words to define both the opcode and a computer address.

Addressing Type	e:	Im	medi	ate								
Instruction Leng	th:	One	e Wor	ď	. •							
Addressing Area	a:	Nez	kt Lo	catio	n	e St						
Location	Co	mput	er W	ord								_
L			Opco	ode	····		1	0	0	0	0	0
	0	1	2	3	4	5	6	7	8	9	10	11
			*****			Oper	and-				مر المراجع الم المراجع المراجع	
L + 1	0	1	2	3	4	5	6	7	8	9	10	11

L + 2

Next Instruction

Comments: This addressing mode should not be used with the following

opcodes

EXU BMC BRM

Addressing Type: Direct Scratch Pad

One Word

Instruction Length:

Addressing Area:

Scratch Pad (00001₈-00037₈)

LocationComputer WordL--- Opcode -1 S S S S S0 1 2 3 4 5 6 7 8 9 10 11

L + 1 Next Instruction

Comments: The operand is taken from location

.000.0000000555552

where

SSSSS \neq 00000

Addressing Type:	Full	Direct
Instruction Length:	Two	Words
Addressing Area:	Full	Memory

Location

Computer Word

Ŀ

0	I	2	3	4	5	6	7	8	9	10	11

L	Х	х	X	Х	х	x	х	x	х	X	Х	X
	0	1	2	3	4	5	6	7	8	9	10	11

L + 2

L +

Next Instruction

Comments: The operand is taken from location

YYYXXXXXXXXXXXXX2

Index

Instruction Length:

Addressing Area:

Addressing Type:

Full Memory

Two Words

Location	C	Computer Word										
						. · · .						
L			- OI	çco	de		0	0	1	Y	Y	Y
	0	1	2	3	4	5	6	7	8	9	10	11
										• .		
L + 1	x	Х	Х	X	х	X	X	X	X	X	X	X
n an	0	1	2	2	Δ	5	6	7	Q	o	10	11

L + 2

Next Instruction

Comments: The operand is taken from location

EEEEEEEEEEEEee2

where

YYY XXX XXX XXX XXX₂

-000 AAA AAA AAA AAA₂

EEE EEE EEE EEE EEE₂

and the contents of the A register is given by

AAA AAA AAA AAA₂

Addressing Type:	Full Indirect
Instruction Length:	Two Words
Addressing Area:	Full Memory

Location	Computer	Word	
	1		

L	-	-0]	pco	de-		0	1	0	Y	Y	Y	
	0	1	2	3	4 5	6 6	7	8	9	10	11	-
				· .								
L + 1	x	X	X	X	X	X	X	X	X	X	x	X
	0	1	2	3	4	5	6	7	8	9	10	11
and the second												

L + 2Next Instruction

Comments: The opcode, as given in location L, is saved; but

addressing is reinitiated at location

YYYXXXXXXXXXXX,

Any mode of addressing may be specified at this indirect address.

Addressing Type: Instruction Length: Indirect Scratch Pad

One Word

Addressing Area:

Upper, Even Scratch Pad $(00020_8 - 00036_8)$

Location

Computer Word

 \mathbf{L}

0 1 1 S S S Opcode 0 1 2 3 4 5 6 7 8 9 10 11

L + 1

Next Instruction

Comments: The opcode, as given in location L, is saved; but

addressing is reinitialized at location

00000000155502.

Any mode of addressing may be specified at this indirect address.

2.3 Operand word format

All operands are treated as 12-bit unsigned (i.e. positive) binary integers.

0 1 2 3 4 5 6 7 8 9 10 11

The most significant bit is bit 0. The least significant bit is bit 11.

2.4 Description of opcodes

The most significant 6 bits of (the first word of) an instruction specify the opcode. All opcodes will be written as 2-digit octal numbers.

Many pairs of opcodes perform the same function; only the accumulator referenced (A or B - as specified by the most significant bit of the opcode, Or) differs. In these cases the opcode pair will be discussed as one with all references to an accumulator made by the ambiguous letter X.

The effective address will be denoted by E; the fifteen bits of the effective address will be numbered E0 through E14.

00-EOM

40-EOM

[Or, E] = 16-bit EOM control word

01-SES

41-SES

[Or, E] = 16-bit SES control word no response \Rightarrow clear Flresponse \Rightarrow set Fl

02-CYB

42-CYA

E10 = 0 (c.f. CYD)

(X) is left, circular shifted EII-EI4 bit positions

02-CYD

42-CYD

E10 = 1 (c.f. CYX)

(A, B) is left, circular shifted Ell-El4 bit positions

03-CFB

43-CFA

E10 = 0 (c.f. CFI and CFD)

(Fl, X) is left, circular shifted Ell-El4 bit positions

03-CFI

E10 = 1 (c.f. CFB)

(F ℓ , B, A) is left, circular shifted $\overline{E11}$ - $\overline{E14}$ bit positions

43-CFD

E10 = 1 (c.f. CFA)

 (F_{ℓ}, A, B) is left, circular shifted Ell-El4 bit positions

 $0 \text{ everywhere} \rightarrow \text{set } Fl$

04-STB

44-STA

(X)→(E)

 $(X) \land (E)$

05-COB

45-COA

 $(X) \land (E) = 1$ anywhere \Rightarrow clear F \pounds

Ξ

06-CEB

46-CEA

(X) = (E) \Rightarrow clear F (X) \neq (E) \Rightarrow set F.

07-CMB

47-CMA

 $(X) < (E) \Rightarrow clear F_{\lambda}$

 $(X) \ge (E) \Longrightarrow set F \downarrow$

10-POT

(E) = POT output word

50-BPO

(E) = POT output word (E + (A)) = POT output word

11-WOT

(E)→Wr

51-ROT

$$(E) \rightarrow Wr$$
$$(E + (A)) \rightarrow Wr$$

12-DVB

(B,A) ÷ (E)→B

remainder→A

52-DVA

(A,B) ÷ (E)→B remainder→A 13-MUA

53-MUB

(X) x (E) \rightarrow (A, B)

14-PIN

PIN input word→(E)

54-BPI

PIN input word→(E) PIN input word→(E + (A))

15 - WIN

Wr→(E)

55-RIN

$$\begin{array}{c} \mathbf{Wr} \rightarrow (\mathbf{E}) \\ \vdots \\ \mathbf{Wr} \rightarrow (\mathbf{E} + (\mathbf{A})) \end{array}$$

16-MPO

(E) + 1→(E) no carry⇒clear FL carry⇒set Fl

56-MPF

(E) + (FL)→(E)
no carry⇒clear FL
carry⇒set FL

17-XMF

(E)_o→FL

20**-**SUB

60-SUA

(X)-(E)→(X)

no borrow \Rightarrow clear F.

borrow ⇒set FL

21**-S**CB

61**-**SCA

```
(X)-(E)-(Fℓ)→(X)
```

no borrow⇒clear Fℓ

borrow⇒set F{

22-ADB

62-A DA

```
(X) + (E) \rightarrow (X)
no carry \Rightarrow clear F\&
```

carry⇒set FL

23-ACB

63-ACA

no carry⇒clear FL

carry⇒set FL

24-LDB

64-LDA

(E)→(X)

25-ANB

65-ANA

(E) \land (X) \rightarrow (X)

26-EOB

66-EOA

(E) ((X)→(X)

27**-**ORB

67-ORA

(E) ∨ (X)→(X)

30-BAX

(A)**↔**(B)

Take next instruction from E

70-BDA

 $(A) - 1 \rightarrow (A)$

(A) = $7777_8 \Rightarrow$ Take next instruction in sequence (A) $\neq 7777_8 \Rightarrow$ Take next instruction from E

31-BFF

(FL) = 1 \Rightarrow Take next instruction in sequence (FL) = 0 \Rightarrow Take next instruction from E

71-BFT

 $(Fl) = 0 \implies$ Take next instruction in sequence $(Fl) = 1 \implies$ Take next instruction from E Load FL

Load Pct

Clear currently active interrupt level of highest priority

Take next instruction from E

72-EXU

Execute the instruction at E

33-BRL

Load F

Load Pct

Take next instruction from E

73-BRU

Take next instruction from E

34-XMB

74-XMA

(X) ← >(E)

35-MAB

75-MAA

 $(X) \land (E) \rightarrow (E)$

36-MPB

76-MPA

$$(X) + (E) \rightarrow (E)$$

no carry ->clear Fź

 $carry \Longrightarrow set F \ell$

37-BMC

[FL, Pct, 0,...,0, Pu0, Pu1, Pu2]→(E)
[P0, P1, P2,..., P8, P9, P10, P11]→(E + 1)
Clear FL

Set Pct

Take next instruction from E + 2

77-BRM

[Fℓ, Pct, 0,..., 0, Pu0, Pu1, Pu2]→(E)
[P0, P1, P2,..., P8, P9, P10, P11]→(E + 1)
Take next instruction from E + 2

2.5 Memory allocation

00136

00140

Trap-51

Trap-14

	00000	Unassigned
00001 -	00037	Scratch Pad
0.004.0	00077	
00040 -	00077	Unassigned
00100 -	00117	(First four) DSC Interlace control word pairs
	00120	Trap-12
	00122	Trap-52
	00124	Trap-13
	00126	Trap-53
· · ·		
	00130	Trap-10
(00132	Trap-50
(00134	Trap-11

0 0142	Tra p- 54
00144	Trap-15
00146	Trap-55

00150	Interrupt-power on (always armed)
00152	Interrupt-power off (always armed)
00154	Interrupt-main frame memory parity (armed via console switch)
00156	Interrupt-Data Multiplexing System memory parity (armed
	via console switch)

00160 Unassigned

00162 Unassigned

00164 Interrupt-clock sync (always armed)

00166 Interrupt-clock pulse (arm furnished-Ij type)

00170	Interrupt-Il (arm furnished) $\Big]$	standard I/O shares
00172	Interrupt-I2 (arm furnished) \int	standard 1/O channel
00174	Unassigned	
00176	Unassigned	

lr

Is

00200-01176 System interrupts (up to 256 levels - any may be

of Ij type if desired)

Ij \implies Single instruction interrupt

Ir => Interrupt system must be enabled before interrupt may go active
Is => Interrupt may always proceed from waiting to active

CHAPTER 3

Timing

- 3.1 Common clock
- 3.2 Clock counter
- 3.3 Phases
- 3.4 Cycle alternation
- 3.5 Summary

3.1 Common clock

All flip-flop changes of state occur on the falling edge of a common clock. This clock is derived from a 1.7143 megacycle crystal making the clock period 583 nanoseconds. During one clock time (one period of the clock - measured from falling edge to falling edge) the clock will be symmetrically low (false) through the first half and high (true) through the last half.

3.2 Clock counter

One machine cycle is 1.75 microseconds. This means that there are exactly 3 clock times in each machine cycle. These clock times have been named

T1, T0, Tp

and three flip-flops have been used to logically distinguish these three clock times.

3.3 Phases

As a further aid in decoding the current state of the internal logic, eight phases

φ0,...,φ7

have been defined by the binary count in three phase control flip-flops

F1, F2, F3.

These three phase control flip-flops change state only at Tp time (i.e. only on the trailing edge of the common clock which rises while Tp is true). Thus, to every machine cycle corresponds one of the eight possible phases.

3.4 Cycle alternation

An additional timing flip-flop

Τа

toggles at every Tp time. Ta essentially defines 3.5 microsecond

machine cycles (from Tl \overline{Ta} through Tp Ta) which are used in parts of the I/O logic.

3.5 Summary

The contents of this chapter are epitomized by the following:



l machine cycle

l machine cycle
CHAPTER 4

Memory

- 4.1 Basic operation
- 4.2 Parity
- 4.3 Timeshare

4.1 Basic operation

A memory cycle, like a machine cycle, takes 1.75 microseconds. However, unlike a machine cycle, a memory cycle starts at the beginning of T0. If the memory is doing a read cycle (\overline{Mw}), the data will be available (on Jm) at Tp. If the memory is doing a write cycle (Mw), the data should be presented to the memory (via Jm) from the start of T0 through Tp.

A memory cycle occurs as follows:

The main frame sends a signal T0m (which is just a copy of T0). On the leading edge of this signal the M register is cleared and Mgm (another signal from the main frame) is inspected. If Mgm is false, nothing further happens. If Mgm is true, a memory cycle is initiated. This memory cycle will address the location given by L (the memory address lines); thus L (and hence S) must be stable from the start of T0 through T1 whenever a memory reference is made. If the memory cycle is a read cycle - signalled by \overline{Mw} (another signal from the main frame) - the memory logic will read the data from memory into M and then place M on the bi-directional memory buss, Jm. If the memory cycle is a write cycle - signalled by Mw - the memory logic will read the data from Jm into M and then write the data word into memory from M.

The memory logic also provides a signal, Tem, which indicates that the temperature of the memory stack is above some certain operating minimum.

A basic memory cycle is epitomized by the following:



4.2 Parity

If the memory parity option is installed, the memory logic will determine the parity of the Jm buss. During a write cycle; if the parity of Jm (i.e. the word to be written into memory) is odd, M12 will be set. This will write a one into the parity bit of the memory word. During a read cycle; if the parity of Jm (i.e. the word read from memory) is unequal to M12 (i.e. the parity bit read from memory), a signal (viz. Jme) will be sent from the memory logic to the main frame logic. This signal denotes a parity error.

Jme is not gated by \overline{Mw} . Furthermore, every word read from memory should not be parity checked (e.g. the word at the shift count address). Therefore, the main frame logic must look at Jme only when the parity of a memory read cycle is to be checked. This is effected by the parity enable flip-flop, Cpe. Cpe will be set at Tp time when parity is to be checked. During T1 time, Cpe will gate Jme. Cpe will always be reset at the end of T1 time.

When a parity error is recognized the affect depends upon a 3-position console switch:

1. HALT

Go immediately (T1 time) to idle (ϕl) and remain interlocked until the parity error indication (O10) is cleared - by either the RESET button or the PARITY CONTINUE switch.

2. CONTINUE

The parity error is ignored and the program continues. Any parity error indication is cleared. 3. INTERRUPT The program continues. However, one of two possible interrupt signals

- 1) Cp Dmc Kpi (the parity incorrect read was made under the control of the main frame or standard I/O channel interlace)
- 2) Cp Dmc Kpi (the parity incorrect read was made under control of the Data Multiplexing System)

is sent to the interrupt logic.

Following is a list of the memory references during which parity is not checked:

- 1. During a write cycle
- During idle (φl) unless the console function
 INCREMENT P, MEMORY OUT, STEP, or RUN
 is being performed.
- 3. When accessing the effective address of an EOM (00/40), SES (01/41), or SHIFT (02/42, 03/43) instruction
- 4. When accessing the word following the last word in a defined output block (10/50, 11/51)
- 5. When accessing sequential scratch pad locations 00001 through 00013 while executing DVX (12/52)
- When reaccessing the multiplicand while executing a MUX (13/53)
- 7. When accessing the instruction at the branch-to address but the branch is not taken (70, 31/71)
- 8. When accessing the instruction at the branch-to address of a BRC (32) for the first (ϕ 0 Lp) or second (ϕ 4) time.

4.3 Timeshare

Although the 92 main frame is a constant user of the memory, it is possible for other sources to have direct access to the memory. When another source wishes to Timeshare the memory, processing in the main frame is halted. The main frame will resume its operations only when the memory is again available for its use.

The 92 main frame is able to Timeshare memory with two other controllers:

1. Standard I/O Channel Interlace

2. Data Multiplexing System

A request for a Timeshare

 \mathbf{Tsq}

is sampled at Tl time. Tsq must be stable during this clock time. Tsq will cause the Timeshare flip-flop

Ts

to set. Ts will remain set for the duration of the timeshared memory cycle (from the start of T0 through T1). Ts will block most of the processing in the main frame by blocking the various phase (\$\$) signals. Other operations are blocked directly by Ts. Any double-cycle I/O operation (see Ta) must continue to conclusion-even though a Timeshare occurs during the second machine cycle of the operation.

The Timeshare user controls his memory cycle via

1. L (the memory address lines)

2. Mw (write read cycle)

3. Jm (write/read data word)

The 92 main frame will monitor the parity of all read cycles (\overline{Mw}) and take appropriate action (as described above) in case of a parity error.

Since there must be some way of distinguishing between the two Timeshare users, the Data Multiplexing System must bring up a signal

Dmc

whenever it has control of memory (from the start of T0 through T1). Then

 $Dmc \Rightarrow Data Multiplexing System Timeshare$

Ts $\overline{Dmc} \Rightarrow$ Standard I/O Channel Interlace Timeshare

 $\overline{Ts} \Rightarrow$ No Timeshare (the 92 main frame has control of the memory)

From the above it may be concluded that:

- A Timeshare request always takes precedence over the main frame's use of memory
- A Data Mulitplexing System's Timeshare request always takes precedence over a Standard I/O Channel Interlace's Timeshare request.

CHAPTER 5

Adder

5.1 Introduction

5.2 Operations

5.1 Introduction

The adder has fifteen output stages

Jau0, Jaul, Jau2, Ja0,..., Jall

The most significant 3 bits (Jau0, Jau1, and Jau2) are only used in three of the adder's multitude of operations

- 1. S or S + 1
- 2. Indexing
- 3. Zero

and are hence formed directly. The remainder of this introduction will be concerned with the least significant 12 bits (Ja0,...,Jall).

We begin with a few definitions:

1.	Gn0,,Gn11	-	the "generate carry" term for a given
			stage of the adder
2.	Pr0,, Pr11	-	the "propagate carry" term for a given
			stage of the adder
3.	K0,,K11	-	the "carry" into a given stage of the
			adder
4.	Ku2	-	the "carry" out of the most significant
			stage of the (12 bit) adder

The logic may directly control:

1. the general form of Gn:

$$Gn = g_1 AC + g_2 \overline{AC} + g_3 \overline{AC}$$

2. the general form of Pr:

$$Pr = g_4 AC + g_5 A\overline{C} + g_6 \overline{A}C + g_7 \overline{A}\overline{C} + g_8 S$$

3. K11

where the g (j) are gating terms.

The logic has no direct control over:

1.	Ku2	=	Gn0 + Pr0 K0
2.	K(j)	=	Gn(j + 1) + Pr(j + 1) K(j + 1); j = 0, 1, 10
3.	Ja(j)	=	$\Pr(j) \bigoplus K(j); j = 0, 1,, 11$

5.2 Operations

1.

2.

3.

The various operations of the adder may now be described:

Addition (A + C)AC Gn = $\overline{AC} + \overline{AC}$ Pr =K11 =0 Ja = answer Ku2 ⇒carry out Addition with carry (A + C + 1)Gn AC = $\overline{AC} + \overline{AC}$ \mathbf{Pr} = K11 1 = Ĵа answer = carry out Ku2 \Rightarrow Subtraction (A-C) Gn ΑĒ = AC + $\overline{A}\overline{C}$ \mathbf{Pr} = K11 1 =

> Ja = answer Ku2 ⇒borrow out

4. Subtraction with borrow (A-C-1)

$$Gn = A\overline{C}$$

\mathbf{Pr}	=	$AC + \overline{A}\overline{C}$
K11	Ξ	0

Ja	=	answer
Ku2	\Rightarrow	borrow out
Index	ing (C-A)
Gn	=	ĀC
Pr	=	$AC + \overline{A}\overline{C}$
K11	=	1
Ja	=	answer
Ku2	->	(Jau0-Jau2) = (O9-O11)
Ku2	\Rightarrow	(Jau0-Jau2) = (O9-O11) minus 1
A		
Gn	=	0
\mathbf{Pr}	=	$AC + A\overline{C} = A$
K11	=	0
Ja	=	answer
A - 1		
Gn	=	$AC + A\overline{C} = A$
Pr	=	$\overline{A}C + \overline{A}\overline{C} = \overline{A}$
K11	=	C

Ja = answer $\overline{Ku2} \implies Ja = 7777_8$

8. C

5.

6.

7.

Gn = 0 $Pr = AC + \overline{A}C = C$ K11 = 0

Ja = answer
9.
$$C + 1$$

 $Gn = 0$
 $Pr = AC + \overline{A}C = C$
 $K11 = 1$

Ja = answer
Ku2
$$\implies$$
 Ja = 0000₈

10. S

Gn	Ξ	0	
\Pr	.=	S	
K11	Ξ	0	

Ja =	answe	er
(Jau0-Jau2) =	(Su0-Su2)

11. S + 1

Gn = 0 Pr = S K11 = 1

Ja	=	answer			
Ku2	\Rightarrow	(Jau0-Jau2)	=	(Su0-Su2)	
Ku2	\Rightarrow	(Jau0-Jau2)	=	(Su0-Su2) plus	1

12. Extract (AC)

Gn = 0 Pr = AC K11 = 0

Ja = answer

13. Exclusive or $(A \bigoplus C)$

Gn = 0 $Pr = A\overline{C} + \overline{A}C = A \oplus C$ K11 = 0

Ja = answe**r**

14. Inclusive or (A \checkmark C)

Gn = 0 $Pr = AC + A\overline{C} + \overline{A}C = A + C$ K11 = 0

Ja = answer

15. Compare ones (AC = 1 anywhere?)

Gn = AC $Pr = A\overline{C} + \overline{A}C + \overline{A}\overline{C} = \overline{AC}$ K11 = 0

 $\frac{\overline{Ku^2}}{Ku^2} \implies No$ $\frac{1}{Ku^2} \implies Yes$

16. Compare equal (A = C?)

 $Gn = A\overline{C} + \overline{A}C = A \oplus C$ $Pr = AC + \overline{A}\overline{C} = \overline{A \oplus C}$ K11 = 0

 $\begin{array}{ccc} \mathrm{Ku2} & \Longrightarrow & \mathrm{No} \\ \hline & \overline{\mathrm{Ku2}} & \Longrightarrow & \mathrm{Yes} \end{array}$

17. Compare magnitude (A \geq C?)

$$Gn = A\overline{C}$$

$$Pr = AC + \overline{A}\overline{C}$$

$$K11 = 1$$

 $\overline{Ku2} \implies No$

Ku2 ⇒ Yes

18. Zero

- Gn = 0 Pr = 0 K11 = 0
- $Ja = 0000_8$
- $(Jau0-Jau2) = 0_8$

19. One

Gn = 0 Pr = 0 K11 = 1

 $Ja = 0001_8$

CHAPTER 6

Basic Internal Operations

- 6.1 Introduction to timing charts
- 6.2 End
- 6.3 Operand assembly
- 6.4 Trap
- 6.5 Basic opcodes

6.1 Introduction to timing charts

The opcodes will be described by means of timing charts. A timing chart is divided into machine cycles. Each machine cycle is headed by an identifying logical expression opposite which are listed the events that occur throughout that cycle. The three individual clock times (T1, T0, Tp) then follow-opposed by those events peculiar to the given clock time. Both hardware implicit in the performance of an event and the timing of some of the signals are listed in parentheses following the event. Explanatory notes are bracketed and appear, indented, immediately underneath the event they expound.

In order to obtain a complete picture of an opcode it will be necessary to mentally superimpose the End timing chart and the appropriate operand assembly timing chart upon the timing chart of the given opcode.

6.2 End

During the last phase of every opcode, preparations must be made for the next instruction. These preparations are effected by the signa!

End.

Most opcodes hold End true throughout the last phase of their execution. However, those opcodes which change the instruction sequence (viz. BRANCH instructions, EXECUTE instructions, and TRAPPING instructions) obviously will not gate

P→S.

This is avoided by having these exceptional opcodes bring up End only at Tp time of their last phase (which, in fact, is always ϕ).

End

End Int

Tl P→S

[Access the next instruction from the address in P]

Τ0

Tp $\overline{\operatorname{Or}} \Rightarrow A \longleftrightarrow B$

[Restore A and B - During operand assembly $(\phi 0)$,

Or caused A and B to be swapped]

M→C (Jm)

[i.e. next instruction $\rightarrow C$]

(M0-M5)→O (Jm)

[i.e. next opcode→O]

M6→Lp (Jm)

[Set up Lp for ϕ 0]

Set Fp

[Set Fp for $\phi 0$]

Clear Ol0

[Clear the memory parity error indicator - in case a transfer to IDLE is gated (see below).]

Clear Oll

[Set up for a possible transfer to IDLE (see below)] $(\overline{Ht} + Ip) \Rightarrow$ Set Cpe

[Check parity of the next instruction]

Go to $\phi 0$

[Perform the next instruction]

Ht $\overline{Ip} \Rightarrow Go to \phi l (more precisely, \phi l \overline{OII} Ht)$

[IDLE - Note that the HALT flip-flop, Ht, must be set and this (\overline{Ip}) must not be the End phase of an EXU opcode or a trapping opcode.]

6.3 Operand assembly

The initial decoding of every instruction is similar. This similarity extends from the read-out of the instruction to the referencing of memory at the effective address. The term OPERAND ASSEMBLY will be used to refer generally to the whole breadth of this initial decoding.

Operand assembly takes place in $\phi 0$; conversely, $\phi 0$ is only entered for operand assembly.

Some of the general purpose flip-flops used in $\phi 0$ include:

Fp

- Fp signals that the current cycle through φ0 is processing the first word of a (possible) instruction word pair. Fp signals that the current cycle through φ0 is processing the second word of an instruction word pair.
- Lp Lp signals that the current cycle through $\phi 0$ will conclude operand assembly.
- Ip Ip is examined at φ0 T1. During φ0 Fp, it will block any change of P; during φ0 Fp, it will gate indexing (as opposed to no indexing).
- Ol0 Ol0 is also used (at \$\$\phi\$0 Fp Tp) to effect (via S + 1→
 P) updating (effectively P + 2→P) of P for double word instructions.

Oll - Oll is also used (at ¢0 Lp Tp) to gate the conclusion (viz; S→P, End) of the opcodes which change the instruction sequence.

The adder (Ja) is used at Tl and Tp times by the operand assembly logic. The adder is reserved at $\phi 0$ T0 time for use by the particular opcodes. These $\phi 0$ T0 uses of the adder, as well as all other $\phi 0$ events

peculiar to certain opcodes, are described under the particular opcode.

Operand Assembly (Immediate Addressing)

End $M \rightarrow C$; $(M0-M5) \rightarrow O$; $M6 \rightarrow Lp$; Set Fp; Set Cpe

¢0 Fp Lp

T 1

 $S + 1 \rightarrow S$ (Ja, Pr, Kll)

[Access operand from next location]

Clear Ol0

 $\overline{Ip} \Rightarrow Set O10$

[Ol0 will cause P to be incremented at Tp]

Clear Oll

[Opcodes which change the instruction sequence

will set Oll at T0]

Clear Ip

[Opcodes which temporarily leave the instruction sequence will set Ip]

$\overline{\operatorname{Or}} \Rightarrow A \longleftrightarrow B$

[Instructions which operate on B actually effect their operation in A]

Т0

Тp

Ol0 $\overline{OI1} \Rightarrow$ S + l \rightarrow P (Ja, Pr, Kll)

[i.e $P + 2 \rightarrow P$]

Clear 09-011

[For use during the execution phases of certain opcodes]

Clear Lp

[For use during the execution phases of certain

opcodes]

Leave Fp set

[For use during the execution phases of certain

opcodes]

Operation Assembly

(Direct Scratch Pad Addressing)

 $M \rightarrow C$; (M0-M5) $\rightarrow O$; M6 $\rightarrow Lp$; Set Fp; Set Cpe

¢0 Fp Lp

End

Τ1.

$$\overline{\text{Ip}} \Rightarrow S + 1 \rightarrow P \text{ (Ja, Pr, Kll)}$$

[i.e. $P + 1 \rightarrow P$]

(0,...,0, C7,...,C11)→S

[Access operand from scratch pad]

Clear Ol0

[Ol0 would gate the incrementing of P at Tp]

Clear Oll

[Opcodes which change the instruction sequence

will set Oll at T0]

Clear Ip

[Opcodes which temporarily leave the instruction sequence will set Ip]

$\overline{\mathrm{Or}} \Rightarrow \mathrm{A} \longleftrightarrow \mathrm{B}$

[Instructions which operate on B actually effect their operation in A]

Т0

Тp

Clear 09-011

[For use during the execution phases of certain

opcodes]

Clear Lp

[For use during the execution phases of certain

opcodes]

Leave Fp set

[For use during the execution phases of certain opcodes]

Operand Assembly

 $M \rightarrow C$; (M0-M5) $\rightarrow O$; M6 \rightarrow Lp; Set Fp; Set Cpe

(Full Direct Addressing)

End

 $\phi 0 \operatorname{Fp} \overline{\operatorname{Lp}}$

T1

 $S + 1 \rightarrow S$ (Ja, Pr, Kll)

[Access bottom 12 bits of the effective address]

Clear Ol0

Ip ⇒Set O10

[Ol0 will gate the incrementing of P at Tp]

Clear Oll

[Oll would gate a change in the instruction sequence

at Tp]

Clear Ip

[Ip gates the proper setup of S at ϕ 0 Fp Lp T1]

Т0

Tp

 $O10 \Longrightarrow S + 1 \rightarrow P$ (Ja, Pr, K11)

[i.e. $P + 2 \rightarrow P$]

(C9-C11)→(O9-O11)

[Save the upper 3 bits of the effective address]

M→C (Jm)

[The bottom 12 bits of the effective address go

to C]

Set Lp

[The next cycle through $\phi 0$ will be the last] Clear Fp

[The next cycle through \$\phi\$0 will be to process the second word of an instruction word pair] Set Cpe

[Check parity of these bottom 12 effective address bits]

¢0 Fp Lp

Т1

Ip \Rightarrow (09, 010, 011, C0, ..., C11) \rightarrow S

[Access the operand]

Clear Ol0

[Ol0 would gate the incrementing of P at Tp] Clear Oll

[Opcodes which change the instruction sequence will set Oll at T0]

Clear Ip

[Opcodes which temporarily leave the instruction

sequence will set Ip]

 $\overline{\operatorname{Or}} \Rightarrow A \longleftrightarrow B$

[Instructions which operate on B actually effect their operation in A]

Τ0

[For use during the execution phases of certain opcodes]

Clear Lp

[For use during the execution phases of certain opcodes]

Set Fp

[For use during the execution phases of certain opcodes]

Operand Assembly

 $M \rightarrow C$; (M0-M5) $\rightarrow O$; M6 \rightarrow Lp; Set Fp; Set Cpe

(Index Addressing)

End

 ϕ Fp \overline{Lp}

т1

 $S + 1 \rightarrow S$ (Ja, Pr, Kll)

[Access the bottom 12 bits of the base address]

Clear Ol0

 $\overline{\text{Ip}} \Rightarrow \text{Set O10}$

[Ol0 will gate the incrementing of P at Tp] Clear Oll

[Oll would gate a change in the instruction sequence

at Tp]

Set Ip

[Ip gates the proper setup of S at $\phi 0$ Fp Lp T1]

т0

Tp

 $O10 \Rightarrow S + 1 \rightarrow P$ (Ja, Pr, Kll)

[i.e. P + 2→P]

(C9-C11)→(O9-O11)

[Save the upper 3 bits of the base address]

M→C (Jm)

[The bottom 12 bits of the base address go to C] Set Lp

[The next cycle through $\phi 0$ will be the last] Clear Fp

[The next cycle through \$\$\phi\$0 will be to process the second word of an instruction word pair] Set Cpe

[Check parity of these bottom 12 base address bits]

¢0 Fp Lp

T1

Ip $\Rightarrow_{(09, 010, 011, C0, \dots, C11) - (0, 0, 0, A0, \dots, A11)} \rightarrow S$ [Access the operand]

Clear Ol0

[Ol0 would gate the incrementing of P at Tp]

Clear Oll

[Opcodes which change the instruction sequence will set Oll at T0]

Clear Ip

[Opcodes which temporarily leave the instruction sequence will set Ip]

 $\overline{\mathrm{Or}} \Rightarrow \mathrm{A} \leftrightarrow \mathrm{B}$

[Instructions which operate on Bactually effect their operation in A]

Т0

Τр

Clea**r** 09**-**011

[For use during the execution phases of certain opcodes]

Clear Lp

[For use during the execution phases of certain

opcodes]

Set Fp

[For use during the execution phases of certain opcodes]

Operand Assembly

(Full Indirect Addressing)

End

 $M \rightarrow C$; (M0-M5) $\rightarrow O$; M6 \rightarrow Lp; Set Fp; Set Cpe

¢0 Fp Lp

Т1

S + 1→S (Ja, Pr, K11)

[Access bottom 12 bits of the indirect address]

Clear Ol0

 $\overline{Ip} \Rightarrow Set Ol0$

[Ol0 will gate the incrementing of P at Tp]

Clear Oll

[Oll would gate a change in the instruction sequence at Tp]

Clear [p

[Ip gates the proper setup of S at ϕ Fp Lp T1]

Т0

Тр

 $O10 \Longrightarrow S + 1 \rightarrow P$ (Ja, Pr, K11)

[i.e. $P + 2 \rightarrow P$]

(C9-C11)→(O9-O11)

[Save the upper 3 bits of the indirect address] $M \rightarrow C$ (Jm)

[The bottom 12 bits of the indirect address go to C] Leave Lp clear

[The next cycle through ϕ 0 will not be the last] Clear Fp

[The next cycle through ϕ] will be to process the

second word of an instruction word pair]

Set Cpe

[Check parity of these bottom 12 indirect address bits]

¢0 Fp Lp

T 1

 $\overline{\mathbf{p}} \Longrightarrow (09, 010, 011, 00, \dots, 011) \rightarrow \mathbf{S}$

[Access the indirect instruction]

Clear Ol0

[O10 would gate the incrementing of P at Tp]

Clear Oll

[Oll would gate a change in the instruction sequence

at Tp]

Set Ip

[Ip will block any change to P during the next ϕ 0]

т0 .

Tp

M→C (Jm)

[Indirect instruction goes to C]

M6→Lp (Jm)

[Ré-initialize Lp]

Set Fp

[Re-initialize Fp]

Set Cpe

[Check parity of the indirect instruction]

Stay in $\phi 0$

[Operand assembly begins again]

Operand Assembly

(Indirect Scratch Pad Addressing)

 $M \rightarrow C$; (M0-M5) $\rightarrow O$; M6 \rightarrow Lp; Set Fp; Set Cpe

¢0 Fp Lp

End

Tl Ir

 $\overline{\text{Ip}} \Rightarrow S + 1 \rightarrow P (Ja, Pr, Kll)$

[i.e. $P + 1 \rightarrow P$]

 $(0, \ldots, 0, 1, C9, C10, C11, 0) \rightarrow S$

[Access the indirect instruction]

Clear Ol0

[Ol0 would gate the incrementing of P at Tp]

Clear Oll

[Oll would gate a change in the instruction sequence

at Tp]

Set Ip

[Ip will block any changes to P during the next ϕ 0]

Т0

Тр

M→C (Jm)

[Indirect instruction goes to C]

M6→Lp (Jm)

[Re-initialize Lp]

Leave Fp set

[Re-initialize Fp]

Set Cpe

[Check parity of the indirect instruction]

Stay in $\phi 0$

[Operand assembly begins again]

6.4 Trap

Logical provisions have been made to TRAP certain opcodes instead of executing them normally. When trapping a given opcode, all normal operations are inhibited; the P register is not incremented. Instead, the instruction (pair) at a uniquely defined location pair is executed. The instruction at the trap address will normally be a BMC/BRM to a trap subroutine; since the P register contains the address of the first word of the trapping instruction (pair), proper linkage between the trap subroutine and the trapping instruction is established.

DVX (12/52) and MUX (13/53) are optional instructions. If the option is installed, these instructions will never trap. If the option is not installed, these instructions will always trap.

POT/BOT (10/50), WOT/ROT (11/51), PIN/BPI (14/54), and WIN/RIN (15/55) may operate normally (Pct) or trap (\overline{Pct}). The program controls the operation via Pct.

The trap address pairs have been defined as follows:

Opcode	Address
POT (10)	00130
BPO (50)	00132
WOT (11)	00134
ROT (51)	00136

Opcode	Address
DVB (12)	00120
DVA (52)	00122
MUA (13)	00124
MUB (53)	00126
PIN (14)	00140
BPI (54)	00142
WIN (15)	00144
RIN (55)	00146

End

ф0 Тr

 $M \rightarrow C$; $(M0-M5) \rightarrow O$; $M6 \rightarrow Lp$; Set Fp; Set Cpe Tr = $\overline{Pct \ Ol} \ O2 \ \overline{O4} + \overline{Option \ Ol} \ O2 \ \overline{O3} \ O4$

Т1

Block all normal transfers to S and P.

[Thus P remains pointing to the trapping instruction] TRAP ADDRESS ->S

[Access the instruction at the trap location]

Set Ip

[Ip will block any change of P during the next ϕ . Thus

the instruction at the trap address is truly executed

(a la mode de EXU)]

Block the possible interchange of A and B

[¢0 Lp Or would have gated this interchange]

Т0

Block the possible clearing of A

[(ϕ 0 Lp) ($\overline{O1}$ O2 $\overline{O3}$ O4 O5) would have gated this clearing. But ($\overline{O1}$ O2 $\overline{O3}$ O4 O5) is held at ground when the MUX/DVX option is absent.]

[End gates the preparation for the next instruction] Block the possible increment of P

[\$\$ 010 would have gated this increment] Block the possible interchange of A and B

[End Or would have gated this interchange] Block all set pulses to Lp that are not gated by Jm6

[End will, as always, transfer Jm6 to Lp]

6.5 Basic opcodes

Тp

CYX, CYD, CFX, CF1, CFD

(02/42, 03/43)

The shift commands (02/42, 03/43) have the capability to effect both single-register and double-register shifts. All shift commands have the following common general structure:

1. All shifts are left circular.

2. $0 \leq \text{ shift count} \leq 17_{\circ}$

- 3. The least significant four bits of the effective address (Ell-El4) determine the shift count-these four bits should contain the l's complement of the desired shift count.
- 4. The fifth least significant bit of the effective address (E10)determines whether the shift will be single-register ordouble-register:

 $\overline{E10} \Rightarrow$ single-register shift

 $E10 \implies double-register shift$

5. Thus, the operation of a particular shift opcode is completely determined by the least significant five bits on the effective address (E10-E14).

ф0 Lp

т1

Т0

(S0-S11)→C (Ja, Pr)

[i.e. Complemented shift count \rightarrow (C8-C11)

Shift indicator \rightarrow C7]

Tp

ф3

 $(C8-C11 \neq 1111_2) \Longrightarrow C + 1 \rightarrow C (Ja, Pr, K11)$

[Increment shift count if terminus has not yet been reached] Shift A left one binary position

[A is shifted during all SHIFT opcodes]

 $(C8-C11 \neq 1111_2)$ C7 \implies Also shift B left one binary position

[B is shifted only during double-register SHIFT opcodes]

 $(C8-C11 \neq 1111_{2}) CYX \Rightarrow A0 \rightarrow A11$ [X is shifted left circular] $(C8-C11 \neq 1111_{2}) CFX \Rightarrow A0 \rightarrow F($ $F_{\star} \rightarrow A11$ $[F_{\star}, X) \text{ is shifted left circular}]$ $(C8-C11 \neq 1111_{2}) CYD \Rightarrow B0 \rightarrow A11$ $A0 \rightarrow B11$ [(A, B) is shifted left circular] $(C8-C11 \neq 1111_{2}) CFI \Rightarrow B0 \rightarrow A11$ $A0 \rightarrow F($

 $F_{\lambda} \rightarrow B11$

[FL, B, A) is effectively shifted left circular]

(C8-C11 \neq 1111₂) CFD \Rightarrow B0 \rightarrow A11

A0→F

F∠→B11

[($\mathbf{F}\ell$, A, B) is shifted left circular]

Т1

T 0

Tp

 $(C8-C11 \neq 111X_2) \Rightarrow$ Stay in $\phi 3$

[The shift is not finished - and will not be finished

on this clock time. Continue shifting]

 $(C8-C11 = 111X_2) \Rightarrow Go \text{ to } \phi7$

[The shift is finished-or will be finished on this clock time]

φ7

End (through Tp)

[End gates the preparation for the next instruction]

Т0

Tl

Tp

STX (04/44)

¢0 Lp

Т1

т0

Mw (through Tp)

[The memory reference of the effective address thus becomes a write cycle] A→M (Jm-through Tp)

[A will be written into memory]

- фб
 - Τl

Tp

End (through Tp)

[End gates the preparation for the next instruction]

Т0

Тр

COX, CEX, CMX (05/45, 06/46, 07/47)

ф0 Lp

Τ1

Т0

Tp

M→C (Jm)

[i.e. operand \rightarrow C]

Set Cpe

[Check parity of the operand]

COX⇒AC→Gn

ĀC→Pr

[Thus any AC will result in Ku2]

 $CEX \Rightarrow A \oplus C \rightarrow Gn$

 $\overline{A(+)} C \rightarrow Pr$

[Thus a difference of bits in any corresponding

position of A and C will result in Ku2]

CMX => Effect a normal subtract (Gn, Pr, K11)

[Thus A $\geq C$ will result in Ku2]

Τ1

COX ⇒Ku2→FL

[Whence $F_{\ell} \Rightarrow (X) \land (E) \neq 1$ anywhere]

 $CEX \Rightarrow Ku2 \rightarrow F_{\odot}$

[Whence $F(\Rightarrow(X) \neq (E)]$

CMX ⇒Ku2→Fℓ

[Whence $F(\Rightarrow(X) \ge (E)]$

End (through Tp)

[End gates the preparation for the next instruction]

T0 ·

Тp

DVX

(12/52)

The divide operation is entirely straightforward. In essence the internal logic performs the division

$$(A, B) \div (C)$$

The logic will initially assume that

the division can then be effected by 12 (trial) subtract operations. These subtractions will always take place in A. This means that (A, B) must be shifted left one binary position before each subtraction. This allows the quotient to be inserted, a bit at a time, into B from the least significant end (B11). In fact, the left shift of A will preceed the left shift of B. This will allow the quotient bit to be inserted into B at the time of B's left shift.

A divide step consists of:

- Shift A left one binary position
 A0→O9
 B0→A11
- 2. Try subtracting C from (O9, A). (The logic need only subtract C from A.) The subtraction will be possible either if O9 = 1 or Ku2 = 1 ($\overline{Ku2}$ is the borrow out of the subtract operation A-C).
- 3. Shift B left one binary position (quotient bit = $O9 + Ku2 \rightarrow B11$). If the subtract is possible (i.e. quotient bit = O9 + Ku2 = 1), then replace A with the new partial remainder (viz. A-C).

If the above sequence is done a total of 12 times (this divide step count will be made in S), the results will be:

1. The final quotient, properly shifted, in B

2. The final remainder in A

Fp	\underline{Lp}	Divide Step
1	0	lst
0	0	2nd through 11th
0	1	llth
1	1	l2th

¢0 Lp

Τ1.

тO

Тр

M→C (Jm)

[i.e. operand - divisor \rightarrow C]

Set Cpe

[Check parity of the operand]

фЗ

Tl

Shift A left one binary position

[This is the start of a divide step]

A0→09

[Save the most significant bit of A for the ensuing subtraction]

B0→A11

[This consummates the left shift of A]

Fp Lp ⇒1→S (Ja, K11)

[Fp was left set and Lp was left reset by $\phi 0$.

This initializes the divide step count to 1]
$\overline{Fp} \ \overline{Lp} \Rightarrow S + 1 \rightarrow S (Ja, Pr, Kll)$

[This increments the divide step count]

Fp Lp \Rightarrow End (through Tp)

[This is the last divide step - End gates the

preparation for the next instruction]

Effect a normal subtract operation (through Tp - Ja, Gn, Pr, Kll)

[Ku2 will be examined at Tp to see if this subtraction is possible]

 $(S8-S11 = 1X11_2) \Longrightarrow Set Lp$

[This is the penultimate divide step - Fp Lp will gate End throughout the last divide step]

Shift B left one binary position

[A had already been shifted at T1]

(O9 + Ku2)→B11

[i.e. quotient bit \rightarrow B11. This consummates the left shift of B]

(O9 + Ku2) → Ja→A

[i.e. $A-C \rightarrow A$. This places a new (partial) remainder in A]

Clear Fp

[Fp Lp had gated the initialization of the divide step count]

Lp ⇒ Set Fp

[This is the end of the penultimate divide step and concludes the preparations that will allow End to be true throughout the last divide step]

End \Rightarrow Block the possible interchange of A and B

[This interchange, normally gated by End Or, would have interferred with other A and B register transfers.]

6-22

Tp

Τ0

MUX

(13/53)

The multiply operation is achieved, quite directly, by 12 additions. In essence the internal logic performs the multiplication

by the following steps:

- 1. Clear the partial product (A)
- 2. Examine the least significant bit of the multiplier (B11)
- 3. If B11 = 1, add C to A and place the sum in A.

If Pll = 0, do nothing.

- 4. Shift the partial product (A) right one bit position. If B11 = 1, place the carry from the above addition (A + C) in A0. If B11 = 0, place zero in A0.
- 5. The bit shifted out of the least significant end of A is the least significant bit of the final answer. It can not be changed by any further additions.
- 6. Shift the multiplier (B) right one bit position. Place the final answer bit (that was shifted out of A) in B0. The former content of B11 (the least significant multiplier bit) are lost; it has been used and is no longer needed.
- 7. Since both the multiplier and partial product have been shifted right one bit position, we are in a position to return to step 2

to process the second least significant bit of the original multiplier. By performing steps 2-6 (above) a total of 12 times the multiplication is accomplished. The final answer appears in (A, B).

Because of shifted transfer paths, the internal logic can perform a complete addition and shift in one clock time. Therefore, after the multiplicand has been accessed, only 4 machine cycles are needed to complete the Fp and Lp:

\underline{Fp}	\underline{Lp}	Count
1	0	1
0	0	2
0	1	3
 1	1	4

ф0 Lp Т1

Т0

0 ≁A

[This initializes the partial product to zero. It is effected by directly pulsing the enable, Ag]

Тp

M→C (Jm)

[i.e. operand = multiplicand \rightarrow C]

Set Cpe

[Check parity of the operand]

ф3

Bll => Effect a normal add operation (Ja, Gn, Pr)

[i.e. A + C→Ja]

B11 ⇒A→Ja (Pr)

[Note that, in this case, Ku2 = 0] Ja (shifted right one binary position) $\rightarrow A$ $Ku2 \rightarrow A0$

[This gives us a new partial product] Shift B right one binary position

> [This repositions the next multiplier bit at B11 and makes room for a final product bit at B0]

Jall→B0

[i.e. final product bit→B0]

Fp Lp \Rightarrow End (through Tp)

[End gates the preparation for the next instruction]

Lp ⇒Clear Fp

[This changes the count from 1 to 2]

Fp ⇒ Set Lp

[This changes the count from 2 to 3]

Lp⇒Set Fp

[This changes the count from 3 to 4] End \Rightarrow Block the possible interchange of A and B

> [This interchange, normally gated by End \overline{Or} , would have interferred with the Ja (right shift) $\rightarrow A$ and B (right shift) $\rightarrow B$ transfers at this time]

> > MPO/MPF

(16/56)

¢0 Lp

T1

т0

Тp

T1

Т0

Tp

M→C (Jm)

[i.e. operand \rightarrow C]

Set Cpe

[Check parity of the operand]

MPO ⇒1→K11

MPF ⇒Fℓ→K11

T1 $C + K11 \rightarrow C$ (Ja, Pr, K11)

[The operand has been properly incremented] Ku2→Fℓ

[i.e. carry out→FL]

T0 Mw (through Tp)

[This memory cycle will be a write cycle]

 $C \rightarrow M$ (Jm - through Tp)

[The incremented operand will now be returned to memory]

Тp

φ7 _.

φ4

End (through Tp)

[End gates the preparation for the next instruction]

Т0

Тp

Т1

XMF, LDF

(17/57)

ф0 Lp

Τ1

Т0

Tp

M→C (Jm)

[Check parity of the operand]

φ4

Т1

Т0

C→C (Ja, Pr)

[This is a hardware quirk]

Mw (through Tp)

[This memory cycle will be a write cycle] XMF ⇒(Fi, Cl-Cll)→M (Jm-through Tp)

> $[F_{\lambda}$ will be written into the most significant bit of the operand (along with the other original eleven bits)]

 $LDF \Longrightarrow C \rightarrow M$ (Jm - through Tp)

[Thus LDF (needlessly) rewrites the original operand back into memory]

ф7

Тр

т1

т0

End (through Tp)

[End gates the preparation for the next instruction] $C0 \rightarrow F \&$

[The most significant bit of the operand has been loaded into F[L]

Тр

SUX, SCX (20/60, 21/61)

ф0 Lp

T 1

Тp

M→C (Jm)

[i.e. operand \rightarrow C]

Set Cpe

[Check parity of the operand]

фб

SUX ⇒l→Kll

SCX ⇒ FZ→K11

T1

 $A-C-\overline{K11} \rightarrow A$ (Ja, Gn, Pr, K11)

[The subtraction has been properly performed] $\overline{Ku2} \rightarrow F\hat{\mathcal{L}}$

[i.e. borrow out→F∠]

End (through Tp)

[End gates the preparation for the next instruction]

Т0

Τр

ADX, ACX (22/62, 23/63)

φ0 Lp

Т1

т0

Тp

M→C (Jm)

[i.e. operand \rightarrow C]

[Check parity of the operand]

ADX ⇒0→K11

ACX ⇒FĹ→K11

[A hardware quirk causes $F_{\ell} \rightarrow K11$ to be also gated

by Oll; however, Oll was left cleared by ϕ Lp]

Т1

фб

[The addition has been properly performed]

Ku2→FL

[i.e. carry out \rightarrow F \downarrow]

 $A + C + Kll \rightarrow A$ (Ja, Gn, Pr, Kll)

End (through Tp)

[End gates the preparation for the next instruction]

Т0

Тр

LDX, ANX, EOX, ORX

(24/64, 25/65, 26/66, 27/67)

ф0 Lp

T1

Т0

Тр

[i.e. operand \rightarrow C]

Set Cpe

[Check parity of the operand]

ф6

Т1

LDX ⇒C→A (Ja, Pr)

[The LOAD has been performed]

 $ANX \Longrightarrow A \land C \rightarrow A$ (Ja, Pr)

[The AND has been performed]

 $EOX \Longrightarrow A \oplus C \rightarrow A$ (Ja, Pr)

[The EXCLUSIVE OR has been performed] ORX \Longrightarrow AvC \rightarrow A (Ja, Pr)

[The INCLUSIVE OR has been performed]

End (through Tp)

[End gates the preparation for the next instruction]

т0

Tp

BAX

(30)

ф0 Lp T1

Т0

A⇔B

[This is gated, as always, by $\phi 0 \operatorname{Lp} \overline{\operatorname{Or}}$]

Set Oll

Тр

[Oll will gate the completion of this opcode at Tp] Oll \Rightarrow End (only at Tp)

> [End gates the preparation for the next instructionwhich is actually the operand currently being read from memory]

S→P (Ja, Pr)

[i.e. effective address \rightarrow P; the branch is made] End \implies Block the interchange of A and B

> [By blocking this interchange, normally gated by End Or, A and B remain swapped (see Tl above)]

BDA

(70)

ф0 Lp

ТÌ

т0

Tp

A-1→A (Ja, Gn, Pr)

[This decrements A]

Ku2 ⇒ Set Oll

[If the decremented contents of A are unequal to

7777₈, then the branch is taken (gated at Tp by Oll)] $\overline{Ku2} \Rightarrow$ Leave Oll clear

[If the decremented contents of A are equal to 7777₈, then the next instruction in sequence will be taken]Oll ⇒End (only at Tp)

OII -> End (only at 1p)

[End gates the preparation for the next instructionwhich is actually the operand currently being read from memory]

S→P (Ja, Pr)

[i.e. effective address \rightarrow P; the branch is taken] $\overline{\text{End}} \Rightarrow \text{Go to } \phi$ 7

[The branch was not taken - the next instruction in sequence must be accessed]

φ7

End (through Tp)

[End gates the preparation for the next instruction]

т0

Т1

Тр

BFF, BFT

(31/71)

ф0 Lp

T1

Т0

Tp

$BFF \land FL + BFT \land FL \Rightarrow Set Oll$

[If Fl is in the condition being tested for, the branch is taken (gated at Tp by Oll)]

 $BFF \land Fl + BFT \land Fl \Rightarrow Leave Oll clear$

[If Elis not in the condition being tested for, the next instruction in sequence will be taken]

$Oll \Longrightarrow End (only at Tp)$

[End gates the preparation for the next instructionwhich is actually the operand currently being read from memory]

S→P (Ja, Pr)

[i.e. effective address \rightarrow P; the branch is taken] $\overline{\text{End}} \Rightarrow$ Go to ϕ 7

[The branch was not taken-the next instruction in sequence must be accessed]

φ7

End (through Tp)

[End gates the preparation for the next instruction]

Т0

T1

EXU

(72)

ф0 Lp

Т1

Τр

[Ip will block any change of P during the next $\phi 0$. Thus the instruction at the effective address is truly EXECUTED]

T0 Set Oll

Set Ip

[Oll will gate the completion of this opcode at Tp] Oll=>End (only at Tp)

> [End gates the preparation for the next instructionwhich is actually the operand currently being read from memory]

Block the transfer of S to P

[Ip will actually block this transfer. This transfer (normally gated by Oll) must be blocked because EXU only leaves the instruction sequence to execute this one instruction]

> BRL, BRU (33/73)

ф0 Fp

Т1

TO $BRL \Longrightarrow CO \rightarrow F_{\times}$

[This loads F. from bit 0 of the first word of an instruction (either direct or indirect)]

Cl→Pct

[This loads Pct from bit 1 of the first word of an

instruction (either direct or indirect)]

Tp	
Lp	Note that this machine cycle could be concurrent with
	φ0 Fp above.
T1	
т0	Set Oll
	[Oll will gate the completion of this opcode at Tp]
Tp	Oll⇒End
	[End gates the preparation for the next instruction-
	which is actually the operand currently being read
	from memory]
	S→P (Ja, Pr)
	[i.e. effective address \rightarrow P; the branch is taken]
	XMX
	(34/74)
	Tp Lp T1 T0 Tp

ф0 Lp

Т1

Т0

Tp

M→C (Jm)

[Check parity of the operand]

φ4

Т1

[This is a hardware quirk]

T0 Mw (through Tp)

[This memory cycle will be a write cycle]

 $A \rightarrow M$ (Jm - through Tp)

[The register is stored at the effective address]

Тр

φ7

T1 $C \rightarrow A$ (Ja, Pr)

[The operand is stored in the register]

End (through Tp)

[End gates the preparation for the next instruction]

Т0

Tp



(35/75)

ф0 Lp

Т1

тО

Тp

M→C (Jm)

[Check parity of the operand]

φ4	
τ-	

T1

т0

A∧C→C (Ja, Pr)

[The AND has been performed]

Mw (through Tp)

[This memory cycle will be a write cycle]

 $C \rightarrow M$ (Jm- through Tp)

[The AND result is returned to memory]

Тр

T1

ф7

End (through Tp)

[End gates the preparation for the next instruction]

Τ0

Tp

MPX (36/76)

ф0 Lp ·

T1

т0

Tp M→C (Jm)

[Check parity of the operand]

φ4

T1

Т0

 $A + C \rightarrow C$ (Ja, Gn, Pr)

[The addition has been performed]

Ku2→FL

[i.e. carry out \rightarrow F/]

Mw (through Tp)

[This memory cycle will be a write cycle] C→M (Jm - through Tp)

[The sum is returned to memory]

Тp

T1

ф7

End (through 1p)

[End gates the preparation for the next instruction]

Т0

<u>Tp</u>

BMC, BRM

(37/77)

¢0 Lp

т1

Т0

Mw (through Tp)

[The memory reference of the effective address thus becomes a write cycle] (F¹, Pct, 0,...,0, Pu0, Pu1, Pu2)→M (Jm - through Tp)

[The first word of the mark is stored at the effective address]

Tp Tl S + 1→S (Ja, Pr, K11) [The ensuing memory reference will be at the effective address + 1] Mw (through Tp) [The ensuing memory cycle will be a write cycle] (P0-P11)→M (Jm - through Tp)

[The second word of the mark is stored at the effective address + 1]

Τ0

φ4

Тр

 $S + 1 \rightarrow P$ (Ja, Pr, K11)

[i.e. effective address + 2→P; the branch is made] BMC ⇒Clear Fℓ

Set Pct

φ7

T1

End (through Tp)

[End will gate the preparation for the next instructionwhich will be located in the effective address + 2 (P was set to this address at ϕ 4 Tp)]

Т0

CHAPTER 7

Console Operations

- 7.1 Introduction
- 7.2 Register display/alteration
- 7.3 Console functions
- 7.4 Fill
- 7.5 Miscellaneous switches
- 7.6 Lights



Model (Computer Control Panel

7.1 Introduction

A unique phase is entered and remained in when not performing opcodes. ϕ l is this IDLE phase. The computer may enter IDLE because of any of the following:

- 1. The operator depresses the RESET button. [St will gate an immediate IDLE.]
- 2. The operator moves the RUN-IDLE-STEP switch from RUN to IDLE. [Ht will gate an IDLE at the completion of the current instruction (End Tp).]
- 3. The operator STEP's an instruction. [Ht will gate a return to IDLE at the completion of the instruction (End Tp).]
- 4. A HALT instruction is executed by the program. [Ht will gate an IDLE at the completion of the HALT instruction (End Tp).]
- 5. A memory parity error halt occurs. [Cp Kp will gate an immediate IDLE.]

φl has been divided into four subphases:

- \$\overline{OII}\$ Ht This is the subphase of IDLE that is always entered first. This is basically an interlocking subphase; there is no way to leave the subphase unless certain internal and external conditions are met.
- \$\overline{\phi}\$] Oll Ht This is the subphase of IDLE which allows the registers to be displayed and their contents changed. This is also the subphase which recognizes and instigates any console function.
- $\phi l Oll Ht These two subphases of IDLE execute every console$ $<math>\phi l Oll Ht$ function.

End Ht \overline{Ip} M-C; Clear Ol0; Clear Ol1

ol Oll Ht Clear O

[This clears out the opcode and initializes Or for register display (see ϕ l Oll Ht - $\overline{Or} \Longrightarrow A$ and B are home)]

 $\overline{Fp} \Rightarrow Set Fp$

[This initializes Fp for register display (see ϕ l Oll Ht-Fp would cause A and B to swap)]

Clear O9

[This forces C to be displayed on the REGISTER

DISPLAY lights during this subphase]

Clear Ip

[This initializes Ip for a return to instruction execution] Clear Lp

[This initializes Lp for a possible FILL operation] $\overline{O9} \Rightarrow C \rightarrow REGISTER DIS PLAY lights (Ja, Pr)$

[The REGISTER DISPLAY lights are driven from Ja] Ol0 => MEMORY PARITY light

010 => HALT light

[A memory parity error halt will set O10]

 T_1

Т0

 $(St + \overline{Tem}) \Longrightarrow \overline{Mgm}$

[If either the computer is being reset (St) or the memory stack is not up to a minimum operating temperature (Tem), then a memory reference will not be made]

Тр

<u>OI0 Kg Ks</u> <u>Kmi</u> <u>Kmo</u> <u>Kpu</u> <u>St</u> ⇒ Set O11

[If there is no memory parity error indication (O10), all console function switches are unactivated, and the computer is not being reset (\overline{St}); then go to subphase ϕ l O11 Ht.]

7.2 Register display/alteration

ol Oll Ht is the IDLE subphase which allows the contents of A, B, C, and P to be examined and changed.

A, B, and C are all displayed via the REGISTER DISPLAY lights. These lights are actually driven from Ja. A or C may be directly displayed. Since there is no way to put B on Ja, B is displayed by interchanging A and B and then actually displaying E from the A register. This operation requires two flip-flops:

Or - The Or flip-flop indicates if A and B are swapped (Or) or home (Or).

- The Fp flip-flop will syncronize the REGISTER DISPLAY SELECT switch (A or B) with the internal display logic. [Fp signals a change of the REGISTER DISPLAY SELECT switch.]

A third flip-flop is used to control the actual register (A or C) currently being displayed via Ja:

 $\begin{array}{rcl}
 & O9 & - & \overline{O9} \Rightarrow \text{display C} \\
 & O9 \Rightarrow \text{display A}
\end{array}$

Fp

The additional logic needed to alter the currently displayed register (A, B, or C) are minor. The set buttons will also be placed on Pr; thus ORing them, at Ja, with the register currently being displayed. Finally, Ja will be read back into the particular register. To clear the given register, it is only necessary to block the gating that places the register on Ja; then, when Ja is recirculated back into the register, all zeros will be read in.

The P register display/alteration operates on the same principles as above. However, Ja is not used. The PROGRAM LOCATION lights are driven directly from P. P is directly recirculated. The set buttons are gated directly into P.

Some of the pertinent console signals are:

Kb		The REGISTER DISPLAY SELECT switch is requesting B
Kb	-	The REGISTER DISPLAY SELECT switch is requesting A
		or C
Kc	-	The REGISTER DISPLAY SELECT switch is requesting C
Kc	-	The REGISTER DISPLAY SELECT switch is requesting A
		or B
Krp	-	The clear and set buttons should affect the PROGRAM
•	•	LOCATION (P)
Krp	_	The clear and set buttons should affect the REGISTER
		DISPLAY (A, B, or C)
Varia		

Krc - The clear button

Kru0-Kru2 - The fifteen set buttons

Kr0-Kr11

φl Oll Ht

Clear 09

 $\overline{\mathrm{Kc}} \Longrightarrow \mathrm{Set} \ \mathrm{O9}$

[O9 will gate the display of A; $\overline{O9}$ will gate the display

of C]

Clear Ip

[This initializes Ip for a return to instruction execution] Clear Lp

[This initializes Lp for a possible FILL operation]

 $\overline{O9} \implies C (\overline{Krc} + Krp) + (SET BUTTONS) \overline{Krp} Tp \rightarrow Ja \rightarrow C (Ja, Pr)$ $O9 \implies A (\overline{Krc} + Krp) + (SET BUTTONS) \overline{Krp} Tp \rightarrow Ja \rightarrow A (Ja, Pr)$ $Ja \rightarrow REGISTER DISPLAY lights$

[O9 gates the display of C; O9 gates the display of A] {P ($\overline{\text{Krc}} + \overline{\text{Krp}}$) + (SET BUTTONS) $\overline{\text{Krp}} \rightarrow P$

P→PROGRAM LOCATION lights

[P is displayed directly]

P→S

T1

Τ0

[^The ensuing memory reference will thus be at the address currently in P]

 $(Kb \oplus Or) \rightarrow Clear Fp$

 $[\overline{Fp} \text{ will gate a swap of A and B at T0}]$

Tem \Rightarrow Mgm

[If the memory stack is not up to a minimum operating temperature (Tem), then a memory reference will not be made]

 $\overline{Fp} \Rightarrow A \iff B$

[Swap A and B. The possible $Ja \rightarrow A$ trunsfor at this time must be blocked.]

Toggle Or

[Or indicates whether A and B are swapped (Or) or home (\overline{Or})]

Set Fp

[The A and B registers now correspond to the REGISTER DISPLAY SELECT switch]

Тр

Tem (Kg + Kmi + Kmo + Kpu + Ks)⇒Clear Ht

[The memory stack is at an operating temperature (Tem) and a console function has been requested. Go to ϕ l Oll Ht

7.3 Console functions

There are, basically, five console functions. Each function generates two signals from its console switch. From the names given the two signals, each signal of a pair appears to be the logical inverse of the other. However, this is not the case. Whenever either signal of the pair bounces true, its complement must already be stably false. These signal pairs obviate any logical elimination of switch bounce.

Kg, Kg - Kg ⇒ The RUN/IDLE/STEP switch is at RUN. This will cause a return to the instruction sequence beginning with the instruction in the location specified by P.

Kmi, Kmi - Kmi - the MEMORY switch is at IN.

This will cause the contents of C to be stored in the location specified by P.

Kmo, Kmo - Kmo ⇒ The MEMORY switch is at OUT. This will cause the contents of the location specified by P to be read into C (and parity checked).

Kpu, Kpu - Kpu → The PROGRAM LOCATION switch is at INCREMENT

> This will cause P to be incremented by one. Then the contents of the location specified by this new P will be read into C (and parity checked).

Ks, Ks - Ks ⇒ The RUN/IDLE/STEP switch is at STEP This will cause the execution of one instructionthe one in the location specified by P- followed by a return to IDLE. $\frac{RUN}{\overline{Kg}}$

¢l Oll Ht

т1

Τ0

Τр

S→S (Ja, Pr)

S→P (Ja, Pr)

[These are hardware quirks; $P \rightarrow S$ occured at every T1 time of ϕ l O11 Ht]

Or ⇒ Clear Fp

 $[Or \Longrightarrow A \text{ and } B \text{ were swapped}; Fp \text{ will gate them}$ home at T0]

 $\overline{Fp} \Rightarrow A \leftrightarrow B$

[Swap A and B]

Toggle Or

[i.e. Clear Or - thus O is now completely clear]

Set Fp

[A and B are now home]

M→C (Jm)

[This is a hardware quirk- the next instruction is read into C and parity checked a whole machine cycle before it is needed. In fact, End will gate a repeat of these operations during the next machine cycle, ϕl \overline{OII} \overline{Ht}]

Set Cpe

[Check parity of the next instruction]

Clear Oll

[i.e. Go to ϕ l OII Ht]

$\varphi l \ \overline{OII} \ \overline{Ht}$

Т1

End (through Tp)

[End gates the preparation for the next instructionnote that O is cleared, thus an interrupt could be recognized at this time]

т0

Тр

 $End \Rightarrow Block$ the interchange of A and B

[End Or would have gated this interchange] End Ht⇒Co to ¢0

[Enter the instruction sequence and begin program execution]

MEMORY IN

ol Oll Ht

 T_1

Т0

S→S (Ja, Pr)

S→P (Ja, Pr)

[These are hardware quirks; P-S occured at every

Tl time of ϕ l Oll Ht]

Or ⇒Clear Fp

[Or \Rightarrow A and B were swapped; \overline{Fp} will gate them

home at T0]

$$\overline{Fp} \Rightarrow A \leftrightarrow B$$

[Swap A and B]

Toggle Or

[i.e. Clear Or- thus O is now completely cleared]

Set Fp

[A and B are now home]

Mw (through Tp)

[This memory cycle will be a write cycle]

C-M (Jm-through Tp)

[C will be written into memory]

C→C (Jm)

[This is a hardware quirk]

Clear Oll

[i.e. Go to al OII Ht]

al OII Ht

T1

Tp

T0

Tp

 $End \Rightarrow$ Set Ht

[i.e. Return to ol OII Ht]

MEMORY OUT

(Kmo)

φ1 011 Ht

T1

S→S

S→P

[These are hardware quirks; P-S occured at every

Tl time of al Oll Ht]

 $Or \Rightarrow Clear Fp$

[Or \Rightarrow A and B were swapped; \overline{Fp} will gate them

home at T0]

$\overline{F_{P}} \Rightarrow A \leftrightarrow B$

[Swap A and B]

Toggle Or

[i.e. Clear Or-thus O is now completely cleared]

Set Fp

[A and B are now home]

Tp $M \rightarrow C (Jm)$

[i.e. operand \rightarrow C; this performs the desired memory read-out]

Set Cpe

[Check parity of the operand]

Clear Oll

[i.e. Go to al OII Ht]

 ϕ l OII Ht

T 1

т0

Tp End⇒Set Ht ____ [i.e. Return to φl OII Ht]

PROGRAM REGISTER INCREMENT

(Kpi)

φl O11 Ht

T 1

S + 1→S (Ja, Pr, K11)

 $S + 1 \rightarrow P$ (Ja, Pr, K11).

[Both P and S are incremented by one. Note that when entering this machine cycle $S = \mathbb{P}^n$ was

assured since $P \rightarrow S$ occured at every T1 time of $\phi I O I1$ Ht]

Or ⇒ Clear Fp

 $[Or \rightarrow A \text{ and } B \text{ were swapped}; \overline{Fp} \text{ will gate them}]$

home at T0]

т0

$$\overline{Fp} \Rightarrow A \leftrightarrow B$$

[Swap A and \mathbb{B}]

Toggle Or

[i.e. Clear Or-thus O is now completely cleared]

Set Fp

[A and B are now home]

Tp

M→C (Jm)

[i.e. operand \rightarrow C; this performs the desired memory

read-out]

Set Cpe

[Check parity of the operand]

Clear Oll

[i.e. Go to ϕ l OII Ht]

 $\varphi l \ \overline{OII} \ \overline{Ht}$

Т1

Τ0

Тр

End ⇒Set Ht

[i.e. Return to $\phi l \overline{OT} l Ht$]

STEP

(Ks)

ϕ l Oll \overline{Ht}

T1 $S \rightarrow S (Ja, Pr)$

S→P (Ja, Pr)

[These are hardware quirks; $P \rightarrow S$ occurred at every T1 time of ϕ l Oll Ht]

 $Or \Rightarrow Clear Fp$

[Or \Rightarrow A and B were swapped; Fp will gate them home

at T0]

 $\overline{Fp} \Longrightarrow A \longleftrightarrow B$

[Swap A and B]

Toggle Or

[i.e. Clear Or-thus O is now completely cleared]

Set Fp

[A and B are now home]

M→C (Jm)

[This is a hardware quirk-the next instruction is read into C and parity checked a whole machine cycle before it is needed. In fact, End will gate a repeat of these operations during the next machine cycle, ϕl \overline{OII} \overline{Ht}]

Set Cpe

[Check parity of the next instruction]

Clear Oll

[i.e. Go to ϕ l \overline{OII} \overline{Ht}]

φl OII Ht

T0

Тp

T1

End (through Tp)

[End gates the preparation for the next instruction] Block the recognizing of any interrupts

[No interrupts are recognized while STEPPING]

End \Longrightarrow Block the interchange of A and B

[End \overline{Or} would have gated this interchange] End $\overline{Ht} \Rightarrow$ Go to $\phi 0$

[Enter the instruction sequence and execute one instruction. $\overline{\phi l}$ Kg will set Ht so that [DLE is re-entered at the End of this instruction]

7.4 Fill

т0

Tp

It is possible to automatically read in a nine word program. This bootstrap process is called FILL. The nine word program will usually be a small loader to bring in and execute a much bigger program. A FILL is effected as follows:

1. Momentarily depress the RESET button.

2. Engage the appropriate FILL switch, corresponding to the peripheral from which it is desired to FILL. The

FILLING peripheral may be

- a. PAPER TAPE
- b. MAG TAPE
- c. CARDS
- d. DRUM

3. While keeping the appropriate FILL switch engaged, throw the RUN/IDLE/STEP switch from IDLE to RUN.

FILL operates as follows:

- 1. In ϕ l Oll Ht, Kg will gate a transfer to ϕ l Oll Ht.
- 2. S (the address to store the first input word) and P (the address at which execution of the program begins) are both set to 00000_{0} .

- Set A = 0010₈. This gives a word count of 9 for the ensuing, automatic RIN instruction.
- 4. Set up an EOM opcode (i.e. $O = 00_8$) with a control word of $013XX_8$ (i.e. $O9-O11 = 0_8$; $C = 13XX_8$) where
 - XX = 04_8 for a FILL from PAPER TAPE
 - $XX = 06_8$ for a FILL from CARDS
 - $XX = 10_8$ for a FILL from MAG TAPE
 - $XX = 26_8$ for a FILL from DRUM
- 5. Set Ip
- 6. Go to $\phi 5$
- 8. Upon completion of the EOM, ϕ 5 Ip will block End. Instead, a RIN opcode will be forced into O (O = 55₈) and control will be transferred to ϕ 2.
- 9. Once in ϕ^2 the operation is similar to any RIN command: Nine words (A = 0010₈) will be read into memory starting at location 00000₈ (S = 00000₈); then the instruction sequence is begun at location 00000₈ (P = 00000₈).

Note that if, instead of throwing the RUN/IDLE/STEP switch from IDLE to RUN, the operator throws the RUN/IDLE/STEP switch from IDLE to STEP; the above 9 steps will still be performed. However, the computer will halt after the RIN opcode-instead of executing instructions starting at location 00000_8 . This could prove useful to the maintenance man.

The console signals apposite to a FILL are:

Kfc	-	The CARDS FILL switch is engaged.
Kfd	-	The DRUM FILL switch is engaged.
Kfm	-	The MAG TAPE FILL switch is engaged.
Kfp	-	The PAPER TAPE FILL switch is engaged.
Kf	-	Any one of the FILL switches is engaged.

The ϕ l FILL operations will be described on the following timing chart. The ϕ 5 operations are described on the EOM timing chart. The ϕ 2 (and following) operations are identical to those of any RIN opcode.

FILL $(\overline{Kg} Kf)$

φl Oll Ht

Clear O9

[This initializes O9 for a FILL]

Clear Lp

[This initializes Lp for a FILL]

T1

$$0 \rightarrow S$$
 (Ja)

[Thus the first data word will be stored at 00000_8] $0 \rightarrow P$ (Ja)

[Thus instruction execution will begin at 00000_8] Or \Rightarrow Clear Fp

 $[Or \Rightarrow A \text{ and } B \text{ were swapped}, Fp \text{ will gate them}$ home at T0]

Т0

$$\overline{\mathbf{Fp}} \Rightarrow \mathbf{A} \longleftrightarrow \mathbf{B}$$

[Swap A and B]

Toggle Or

[i.e. Clear Or-thus O is now completely clear]

Set Fp

[A and B are now home. This also initializes Fp

for a FILL]

Тр

10₈→A

[The RIN will read in 9 words]

Correct EOM control word→C

[This control word will depend on Kfc, Kfd, Kfm, and Kfp]

Clear Oll

[O9 is also being cleared; O10 must already be

clear (¢l O10⇒MEMORY PARITY)]

Set Ip

[Ip will gate a direct transfer from φ to φ2 following the conclusion of the EOM. Ip will also force a RIN opcode (55₈) into O when this transfer is made] Go to φ Fp Lp

[Note that $O = 00_8 = EOM$]

7.5 Miscellaneous switches

The PROGRAM LOCATION HOLD switch will allow no change to Pexcept via the console clear and set buttons.

Kr - The PROGRAM LOCATION HOLD switch is engaged.

The consequences of a MEMORY PARITY error are determined by a 3-position console switch:

CONTINUE (\overline{Kp} , \overline{Kpi}) - The MEMORY PARITY is ignored. Any MEMORY PARITY indication (φ l Ol0) is cleared.

HALT (Kp, \overline{Kpi}) - The MEMORY PARITY causes an immediate halt (i.e. transfer to ϕl $\overline{O11}$ Ht). The IDLE logic will remain interlocked until the MEMORY PARITY indication

(O10) is cleared - either by RESET or MEMORY PARITY CONTINUE.

INTERRUPT (Kp, Kpi) - The parity error interrupts are logically

armed when the MEMORY PARITY switch is in this position. Thus any MEMORY PARITY will result in one of two possible interrupts:

- The main frame or standard I/O channel interlace was using memory.
- 2) The data multiplexing system was using memory,

The position (RESET or SET) of each of the four BREAKPOINT switches on the console may be individually tested:

KP1	·	BREAKPOINT #1 is SET.
Kb2	-	BREAKPOINT #2 is SET.
Kb3	-	BREAKPOINT #3 is SET.
Kb4	-	BREAKPOINT #4 is SET.

The RESET button on the console causes a clear of the internal logic via the signal St. St does the following:

Holds the logic in \$\overline{O}\$\overline{O}\$\overline{O}\$\overline{O}\$\$ Ht
 Clears any MEMORY PARITY indication (O10)
 Blocks any memory references (via Mgm)
 Clears F\$\overline{L}\$
 Sets Pct
 Clears the interrupt enable flip-flop, En
 Clears the standard I/O channel interrupt arms, Aiwl and

Aiw2

Clears the standard I/O channel (via Wc)

8.
St is also made available to both external devices (via the POT connector) and the interrupt logic (via the interrupt connector).

7.6 Lights

The actual sources of all the indicator lights on the console follows:

REGISTER DISPLAY	-	Ja
PROGRAM LOCATION	-	Ρ
FLAG	- '	FL
HALT	-	ф1 <u>ОП</u> Ht <u>ОТ</u> 0
MEMORY PARITY	-	¢l O∏ Ht O10
INTERRUPT ENABLE	-	En
INPUT-OUTPUT UNIT	-	W9 through W14
INPUT-OUTPUT ERROR	-	We

CHAPTER 8

Interrupts

- 8.1 Introduction
- 8.2 Recognition
- 8.3 BRC opcode
- 8.4 Leaving IDLE
- 8.5 Single-instruction interrupts

8.1 Introduction

A priority interrupt level has three states:

INACTIVE	-	No interrupt signal has been received into the
		level and none is currently being processed by
· · ·		its interrupt servicing subroutine.
WAITING	-	An interrupt signal has been received into the
		level, but is not yet being processed by its
		interrupt servicing subroutine. (This situation
		may be due to an interrupt of higher priority
	·	being processed at this time.)
ACTIVE	- .	An interrupt signal has been received into the
	,	level and is currently being processed by its

level and is currently being processed by its interrupt servicing subroutine. This means the main frame has recognized the interrupt's presence by executing the instruction in its assigned memory location (which is usually a BMC, 37, to the body of its interrupt servicing subroutine).

Some flexibility is provided in the transferring between interrupt states:

INACTIVE→WAITING

Interrupt levels which do not have the arming feature will automatically proceed from the INACTIVE state to the WAITING state whenever an interrupt signal is recognized. Interrupt levels which have the arming feature will change states upon recognizing the interrupt signal only if the corresponding arm is set. If the arm is reset, no change of states will occur and all record of the interrupt

WAITING-ACTIVE

ACTIVE-INACTIVE

signal is lost.

Some interrupt levels will automatically proceed from the WAITING state to the ACTIVE state if/as soon as there are no interrupts of higher priority in either the WAITING state or the ACTIVE state. Other interrupt levels will change states only if there are no interrupts of higher priority in the WAITING or ACTIVE state and the interrupt system is enabled (i.e. En is set).

For those interrupt levels whose interrupt servicing subroutine consists of a single instruction (the hardware defines the single instruction interrupt levels by a special signal), the interrupt level will automatically proceed from the ACTIVE state to the INACTIVE state at the End of the execution of the instruction in its assigned memory location. For the other interrupt levels, the change of states will occur at the conclusion of the interrupt servicing subroutine (signalled by a BRC instruction).

Each interrupt level has two flip-flops (Is, Ip) to decode the three states described above.

Is $\overline{Ip} \Rightarrow$ INACTIVE state Is $\overline{Ip} \Rightarrow$ WAITING state Is $Ip \Rightarrow$ ACTIVE state

The signals from the main frame to the interrupt logic include:

Ticlocks the set of the Is flip-flop of each interrupt level. Thus, the change from the INACTIVE state to the WAITING state occurs on the trailing edge of Ti. Ie clocks the set of the Ip flip-flop associated with the currently WAITING (Is \overline{Ip}) interrupt level of highest priority. Thus, the change from the WAITING state to the ACTIVE state occurs on the trailing edge of ic. Ib clocks the clear of both the Is and the Ip flipflops associated with the currently ACTIVE (Is \overline{Ip}) interrupt level of highest priority. Thus, the change from the ACTIVE state to the INACTIVE state occurs on the trailing edge of Ib.

Each of the main frame signals to the interrupt logic is normally two clock times long

Ti : TC Ie : T1 Ib : T1

Τi

Ie

Ib

Ie/ib signal only during the entering/leaving of an interrupt servicing
subroutine. Ti is normally signalling during every machine cycle.
However, Ti is not allowed to drop during any machine cycle in which
Ie signals. Since it is logically impossible to enter two different
interrupt servicing subroutines on two consecutive machine cycles,
Ti is maximally five clock times long. This leads to: ANY EXTERNAL
INTERRUPT SIGNAL TO THE INTERRUPT LOGIC SHOULD BE AT
LEAST 3 CYCLES LONG.

The signals from the interrupt levels to the main frame include:

and all interrupt levels of higher priority are in the INACTIVE state. This interrupt level may proceed to the ACTIVE state whether the interrupt system is enabled or not.

An interrupt level is currently in the WAITING state and all interrupt levels of higher priority are in the INACTIVE state. This interrupt level may proceed to the ACTIVE state only if the interrupt system is enabled (i.e. En is set).

The currently ACTIVE interrupt level of highest priority is a single-instruction interrupt.

The interrupt address associated with the currently WAITING interrupt level of highest priority. These address lines will be shifted left one binary position to define a unique pair of memory locations.

8.2 Recognition

During the End phase of most opcodes, Ir and Is are examined. If a WAITING interrupt level may go ACTIVE, the next instruction is not accessed. Instead, the instruction at the assigned memory location is accessed and executed-with the P register still containing the address of the next instruction in the main instruction sequence. [This executed instruction will normally be a BMC, 37, to the body of the interrupt servicing subroutine for that interrupt level.]

The following opcodes never allow interrupts during their End cycle:

EOM	(00/40)
POT/BPO	(10/50)
WOT/ROT	(11/51)
PIN/BPI	(14/54)
WIN/RIN	(15/55)
BAX	(30)
BRL/BRU	(33/73)

Ir

Ij

N6-N14

8-4.

If the following opcodes branch, then interrupts will not be allowed

during their End cycle:

BDA (70) BFF/BFT (31/71)

Certain conditions will also block interrupt recognition:

When STEPPING (Ks)

When halting (Ht)

When executing the instruction of a single-instruction interrupt subroutine (Ij). [If interrupts were not blocked, the automatic Ib might occur after a new Ie.]

When signalling a memory parity interrupt (Cp Kpi). [The two memory parity interrupt signals are only one clock time (T1) long and their falling edges will gate their respective interrupt levels from the INACTIVE state to the WAITING state (even though Ti remains true). If interrupts were not blocked, this change of state might interfere with Ie.]

END

End Int

1.

2.

3.

4.

т1

[Access the next instruction from the assigned interrupt address]

Set Ip

N→S

[Ip will block any change of P during the next $\phi 0$. Thus the instruction at the interrupt address is truly EXECUTED.]

Set Ie

[Ie will gate the currently WAITING interrupt level of highest priority to the ACTIVE state]

Do not clear Ti

[No new interrupt levels will be gated from the INACTIVE state to the WAITING state while we are gating this interrupt level from the WAITING state to the ACTIVE state (via Ie)]

Т0

Tp

 $\overline{\operatorname{Or}} \Rightarrow A \longleftrightarrow B$

[Restore A and B-during operand assembly $(\phi 0)$,

 \overline{Or} caused A and B to be swapped]

M→C (Jm)

[i.e. next instruction \rightarrow C]

(M0-M5)→O (Jm)

[i.e. next opcode→O]

 $M6 \rightarrow Lp(Jm)$

[Set up Lp for ϕ]

Set Fp

[Set Fp for $\phi 0$]

Clear Ie

[This drops the Ie signal to the interrupt logic]

 $Ip \Longrightarrow Set Cpe$

[Check parity of the next instruction]

Go to ϕ 0

[Perform the next instruction]

8.3 BRC opcode

For normal interrupt levels (Ij), the interrupt servicing subroutine

will control the change from the ACTIVE state to the INACTIVE state.

A special instruction, BRC (32), will gate (via Ib) the currently ACTIVE interrupt level of highest priority to the INACTIVE state. Unless special programming precautions are taken; the BRC instruction should only be used as the last instruction in the interrupt servicing subroutine (i.e. the instruction that exits from the interrupt servicing subroutine back to the main program). The BRC instruction has been made a 3-cycle instruction so that another interrupt may be recognized during its End phase.

BR C (32)

TO CO-FL

 $\phi 0 Fp$

T1

Тp

ф0 Lp

т1

TO

[This loads FL from bit 0 of the first word of an instruction (either direct or indirect)]

Cl→Pct

[This loads Pct from bit 1 of the first word of an instruction (either direct or indirect)]

Note that this machine cycle could be concurrent with $\phi 0$ Fp above.

Set Oll

[Oll will gate S to P at Tp]

Ib (through Tp)

[Ib will gate the currently ACTIVE interrupt level

of highest priority to the INACTIVE state]

Oll⇒S→P (Ja, Pr)

[i.e. effective address→P; the branch is taken] Ib ⇒Block End

[Oll would normally have gated End at ϕ 0 Tp. BRC will have two extra machine cycles to allow the recognition of interrupts during its End phase]



Т1

т0

Tp

Т1

φ7

Тp

End (through Tp)

[End gates the preparation for the next instruction]

Т0

Тp

8.4 Leaving IDLE

If a HALT instruction is executed but the RUN/IDLE/STEP switch is left in RUN, any interrupt (En Ir + Is) will be properly processed. Upon entering the interrupt servicing subroutine, P contains the address of the instruction following the HALT command. This usually means that, after processing the interrupt, the instruction sequence will be re-entered at the instruction following the HALT command.

End Ht Ip

 $M \rightarrow C$; Clear O10; Clear O11

φl OΠ Ht

[This clears out the opcode]

Clear O9

Clear O

[This forces C to be displayed on the REGISTER DISPLAY lights]

 $\overline{O9} \Longrightarrow C \rightarrow REGISTER DISPLAY lights (Ja, Pr)$

[The REGISTER DISPLAY lights are driven from Ja] $\overline{O10} \Longrightarrow$ HALT light

T1

т0

Tp

Tem⇒Mgm

[If the memory stack is not up to a minimum operating temperature (Tem), a memory reference will not be made]

 $\overline{OI0}$ St Tem Kg (En Ir + Is) \Longrightarrow Clear Ht

[i.e. Go to $\phi l \ \overline{OII} \ \overline{Ht}$; this is only effected if there is no parity error indication ($\overline{OI0}$), RESET is not being actuated (\overline{St}), the memory stack temperature is minimal (Tem), and the RUN/IDLE/STEP switch is in RUN (Kg)]

 $\varphi l \ \overline{O11} \ \overline{Ht}$

Τ1

 $Kg \Rightarrow$ End (through Tp)

[End gates the preparation for the next instructionnote that O is cleared thus allowing the interrupt to always be recognized]

T0

Tp

End \Rightarrow Block the interchange of A and B

[End Or would have gated this interchange]

[EXECUTE the instruction at the interrupt address]

8.5 Single-instruction interrupts

Some interrupt levels can be completely processed with one instruction (e.g. real time clock pulse). Hardware provisions have been made to handle these single-instruction interrupts:

- 1. A signal, Ij, will be held true by the interrupt logic whenever a single-instruction interrupt level is ACTIVE.
- 2. Ib will be automatically sent to the interrupt logic during the End phase of the single-instruction interrupt servicing subroutine.
- 3. No new interrupts will be allowed during the End phase of the single-instruction interrupt servicing subroutine.

Only the following opcodes will be meaningfully interpreted as singleinstruction interrupt servicing subroutines:

EOM	(00/40)
POT, PIN	(10/14)
WOT, WIN	(11/15)
MPO	(16)
BMC, BRM	(37/77)
EXU	(72) - Only the

above may be EXECUTED

allowable opcodes

From the above, an earlier rule may be expanded: ANY EXTERNAL INTERRUPT SIGNAL TO THE INTERRUPT LOGIC SHOULD BE BETWEEN 3 AND 4 CYCLES LONG. End Ij

T 1

Т0

Tp

Block any interrupt recognition

[End would normally have gated such recognition] P→S

[Access the next instruction from the address in P] Ib (through Tp)

[Ib will gate the currently ACTIVE interrupt level of highest priority (i.e. the single-instruction interrupt level) to the INACTIVE state. Note that (since interrupt recognition at T1 time was blocked) no other interrupt levels are currently being gated (via Ie) from the WAITING state to the ACTIVE state] Ip⇒Block Ib

[If the single-instruction interrupt subroutine is an EXU, Ib will not be signalled until the End of the EXECUTED instruction]

 $\overline{\mathrm{Or}} \Longrightarrow \mathrm{A} \longleftrightarrow \mathrm{B}$

[Restore A and B-During operand assembly $(\phi 0)$,

Or caused A and B to be swapped]

M→C (Jm)

[i.e. next instruction \rightarrow C]

(M0-M5)→O (Jm)

[i.e. next opcode \rightarrow O]

 $M6 \rightarrow Lp (Jm)$

[Set up Lp for $\phi 0$]

Set Fp

[Set Fp for ϕ 0]

Clear Ol0

[Clear the memory parity error indicator-in case

a transfer to IDLE is gated (see below)]

Clear Oll

[Set up for a possible transfer to IDLE (see below)] (Ht + Ip) ⇒Set Cpe

[Check parity of the next instruction]

Go to $\phi 0$

[Perform the next instruction]

Ht $\overline{Ip} \Rightarrow Go to \phi l (more precisely, \phi l \overline{OII} Ht)$

[IDLE-note that the HALT flip-flop, Ht, must be set and this (Ip) must not be the End phase of an EXU opcode]

MPO (16) is significantly altered when executed as a single-instruction interrupt servicing subroutine. In fact, the use of MPO in this manner is fairly well limited to the real time clock pulse interrupt level.

MPO (16 and Ij)

ф0 Lp Tl

φ4

т0

Tp $M \rightarrow C (Jm)$

[i.e. operand \rightarrow C]

Set Cpe

[Check parity of the operand]

T1 $C + 1 \rightarrow C$ (Ja, Pr, K11)

[The operand has been properly incremented]

Do not alter FL

[The carry out of the adder, Ku2, usually goes to F_{λ}]

 $Ku2 \Rightarrow Clear Fp$

[Thus \overline{Fp} implies that the incremented operand now equals 0000₈ (Fp was left set by ϕ 0 Lp)]

Mw (through Tp)

[This memory cycle will be a write cycle]

 $C \rightarrow M$ (Jm-through Tp)

[The incremented operand will now be returned to memory]

 $\overline{Fp} \Longrightarrow Ski (through \phi 7 Tp)$

[An interrupt signal is sent to the real time clock sync interrupt level if the incremented, restored operand equals 0000₈]

ф7

Тр

T1

T0

Tp

т0

End (through Tp)

[End gates the preparation for the next instruction]

CHAPTER 9

Alert and Test I/O Equipment

- 9.1 Introduction
- 9.2 EOM opcode
- 9.3 SES opcode

9.1 Introduction

The EOM opcodes (00/40) provide one form of output from the main frame. Correspondingly, the SES opcodes (01/41) provide one form of input to the main frame. Both EOM and SES present a 16 bit control word (in fact, only the least significant 12 bits of the control word are presented at some I/O connectors) and various timing signals at the I/O connectors. Additionally, the response or lack of response to the control word will cause SES to set or clear Fl.

The effective address (E0-E14) provides 15 of the 16 bits in an EOM/SES control word. [This effective address is actually presented from O9-O11 and C.] The remaining bit is provided by the most significant bit of the opcode, Or. The 16 bits of the EOM/SES control word are labled

C1, C9, C10,..., C22, C23

at the I/O connectors. All of the above may be summarized as follows:

Control Word	Logical Source	Actual Source
C1	Or	Or
C9	E0	09
C10	El	010
C11	E2	011
C12	E3	C0
C13	E4	C1
C14	E5	C2
C15	E6	C3
C16	E7	C4
C17	E8	C5
C18	E9	C6
C19	ElO	C7
C20	Ell	C8
C21	E12	С9
C22	E13	C10

Control Word	Logical Source	Actual Source
	1	
C23	E14	C11

In practice, EOM's are generally used to alert an external device for an ensuing I/O operation (either via the standard I/O channel or via POT/PIN); SES's are generally used to test operating states and conditions within the external device.

Several general remarks may be made concerning the execution of either an EOM or an SES opcode:

- The actual execution (i.e. presentation of the control word and timing pulses) occurs in φ5.
- 2. The actual execution will last exactly two contiguous machine cycles.
- 3. The actual execution will start at Tl \overline{Ta} and hence run through Tp Ta.

4. The actual execution will in no way be altered by any intervening TIMESHARE.

The above is effected by using Fp and Lp to divide $\phi 5$ into four subphases.

Fp Lp Subphase

1

1

- 0 This is a pre-execution subphase that is remained in until the first execution subphase, φ5 Fp Lp, may start at Tl Ta [φ5 Fp Lp is only entered if necessary]
- 1 This is the first execution subphase.

0 1 This is the second execution subphase.

Subphase

0 0

Lp

Fp

9.2 EOM opcode

The timing signals

Q1, Q2

are as shown below for any EOM.

The control signal

Eom

is as shown below for any EOM.

One of the control signals

Buc, Ioc, Sys

may also be signalling, as shown below, for a given EOM (depending

on C1, C9, C10, and C11). Ta φ5 Fp Lp. of Fp Lp Q1 Q2 Eom Buc Ioc Sys Ť1 Tp тO Тp ΤÌ $\dot{T}1$ т0 Tp

Some internal operations are effected via EOM. The associated control words have been chosen so as to allow_direct scratch pad addressing. $\overline{C1}$ $\overline{C10}$ $\overline{C11}$ $\overline{C17}$ signals one of these internal functions. In these cases only C19 through C23 need be further examined:

C19	C20	C21	C22	C23	Function
0	0	0	0	x	HALT
x	x	0	1	0	Clear FL
x	X	1	0	0	Set Fl
x	X	1	1	0	Toggle FL
x	1	x	X	0	Clear En
x	1	X	X	1	Set En
1	X	X	X	0	Clear Pct
1	X	X	X	1	Set Pct

EOM

(00/40)

ф0 Lp

T1 T0

(S0-S11)→C (Ja, Pr)

[The least significant 12 bits of the effective address will be presented from C]

Тp

(Su0-Su2)→(O9-O11)

[The most significant 3 bits of the effective address will

be presented from O9, O10, and O11]

Ta⇒Block the clearing of Lp

[i.e. Go to $\phi 5$ Fp Lp and begin the actual execution of the EOM]

$\overline{\mathrm{Ta}} \Longrightarrow \mathrm{Allow} \ \mathrm{Lp} \ \mathrm{to} \ \mathrm{clear}$

[i.e. Go to ϕ Fp \overline{Lp} and wait one machine cycle before

beginning the actual execution of the EOM]

¢5 Fp Lp

T1

T0

Tp Ta⇒Set Lp

[i.e. Go to \$\$\phi\$ Fp Lp and begin the actual execution of the EOM]

¢ Fp Lp

т1

Eom (through \$\$ Fp Lp Tp)

[This control signal is not gated by any special EOM control word(s)]

Eom CI CIO CII⇒Buc (through ¢ Fp Lp Tp)

[Internally this is equivalent to Eom Or OIO OI1]

T0

[This timing signal is not gated by any special opcode(s)]

Q2 (through $\phi 5$ Fp Lp T1)

Ql (through ¢ Fp Lp T0)

[This timing signal is not gated by any special opcode(s)] Eom $\overline{C1}$ $\overline{C10}$ $C11 \Rightarrow Ioc$ (through $\phi \overline{Fp}$ Lp T0)

[Internally this is equivalent to Eom Or Ol0 Ol1] Clear Fp

[i.e. Go to \$\$ Fp Lp, where the actual execution of the EOM is concluded]

¢5 Fp Lp

T1

Tp

Eom C9 C10 C11-Sys (through \$\$ Fp Lp T0)

[Internally this is equivalent to Eom $\overline{O9}$ O10 O11]

 $\overline{Ip} \ \overline{Tsq} \Rightarrow End (through Tp)$

[End gates the preparation for the next instructionif a TIMESHARE is not about to begin (Tsq) and this is not the automatic EOM of a FILL operation (Ip)] Block any interrupt recognition

[End would normally have gated such recognition]

Тр

т0

 $(\phi Tp \ End \ Fp \ Ts) \Rightarrow FILL \Rightarrow 55_{g} \rightarrow O$

[i.e. $RIN \rightarrow O$]

Set Fp

[This initializes Fp for $\phi 2$]

Clear Lp

[This initializes Lp for ϕ^2]

Clear Ip

[This initializes Ip for the End of RIN]

Go to $\phi 2$

[The RIN opcode sequence is.

entered at ϕ^2]

Ts⇒Clear Lp

[i.e. Go to $\phi \overline{Fp}$ Lp to await the conclusion of TIMESHARE]

¢5 Fp Lp

Тİ

<u>Ip</u> Tsq⇒End (through Tp)

[End gates the preparation for the next instructionif a TIMESHARE is not about to begin (Tsq) and this is not the automatic EOM of a FILL operation (Ip)] Block any interrupt recognition

[End would normally have gated such recognition]

Т0

$(\phi 5 \text{ Tp } \overline{\text{End } \text{Fp } 1s}) \Rightarrow \text{FILL} \Rightarrow 55_8 \rightarrow 0$

[i.e. $RIN \rightarrow O$]

Set Fp

[This initializes Fp for $\phi 2$]

Leave Lp clear

[This initializes Lp for $\phi 2$]

Clear Ip

[This initializes Ip for the End of RIN]

 G_{\cup} to $\varphi 2$

[The RIN opcode sequence is

entered at $\phi 2$]

$Ts \Rightarrow Do nothing$

[i.e. Remain in $\phi 5$ Fp Lp awaiting the conclusion of TIMESHARE]

9.3 SES opcode

The timing signals

O1, O2

are as shown below for any SES.

The control signal

Skss

is as shown below. However, note that there are two possible timingsdepending upon C9 of the SES control word. The response to the control word (this response is stored in $F \pounds$) may come, externally, from either of

Sio, Ssc

depending on C1, C9, C10 and C11.

Тр



Some internal tests are made via SES. The associated control words have been chosen so as to allow direct scratch pad addressing. $\overline{C1}$ $\overline{C9}$ $\overline{C10}$ $\overline{C11}$ $\overline{C17}$ signals one of these internal tests. In these cases only C19 through C23 need be further examined:

C 19	C20	C21	C22	C23	Test
x	x	1	0	0	BREAKPOINT #1 (Kb1→Fℓ)
X	x	1.	0	1. 1	BREAKPOINT #2 (Kb2→Fℓ)
х	x	1	· 1	0	BREAKPOINT #3 (Kb3→F½)
х	X	1	1	1.	BREAKPOINT #4 (Kb4→Fℓ)
X	1	X	х	x	Interrupt enable (En→Fℓ)
1	х	X	X	\mathbf{x}	Program controlled trap (Pct→F火)

SES (01/41)

φ0 Lp

T1

Т0

(S0-S11)→C (Ja, Pr)

[The least significant 12 bits of the effective address will be presented from C]

Тр

(Su0-Su2)→(O9-O11)

[The most significant 3 bits of the effective address

will be presented from O9, O10, and O11]

 $Ta \Rightarrow Block$ the clearing of Lp.

[i.e. Go to $\phi 5$ Fp Lp and begin the actual execution of the SES]

 $Ta \Rightarrow Allow Lp to clear$

[i.e. Go to $\phi 5$ Fp Lp and wait one machine cycle before beginning the actual execution of the SES]

ф5 Fp <u>Lp</u>	
Tl	
T0	
Tp	$Ta \Rightarrow Set Lp$
	[i.e. Go to ϕ Fp Lp and begin the actual execution
	of the SES]
ф Fp Lp	
т1	C9 ⇒ Skss (through ¢ Fp Lp Tp)
	[Internally this is equivalent to $\overline{O9}$]
тO	Ql (through \$\$ Fp Lp T0)
	[This timing signal is not gated by any special opcode(s)]
	Q2 (through \$\$ Fp Lp T1)
	[This timing signal is not gated by any special opcode(s)]
Tp	Clear Fp
	[i.e. Go to ϕ Fp Lp, where the actual execution of the
	SES is concluded]
¢5 Fp Lp	
Tl	C9 ⇒Skss (through ∯ Fp Lp Tp)
	[Internally this is equivalent to O9]
	$Tsq \Rightarrow End (through Tp)$
	[End gates the preparation for the next instruction-
	if a TIMESHARE is not about to begin (Tsq)]
то	
Tp	Ses→FL
	[Ses is, logically, the response to the SES control word]
	Ts ⇒Clear Lp
	[i.e. Go to ϕ Fp Lp to await the conclusion of
	TIMESHARE]
- 19-4	

T1

T0

Tsq⇒End (through Tp)

[End gates the preparation for the next instruction-

if a TIMESHARE is not about to begin (Tsq)]

Тр

 $Ts \Rightarrow Do nothing$

[i.e. Remain in $\phi 5$ Fp Lp awaiting the conclusion

of TIMESHARE]

CHAPTER 10

Parallel I/O

10.1 Introduction

10.2 Connectors

10.3 POT/BPO opcode

10.4 PIN/BPI opcode

10.1 Introduction

There are two independent I/O paths on all 92 computers:

1. Standard I/O Channel

a. Character I/O

b. Buffered

c. Oriented towards standard peripherals

2. POT/PIN

- a. Full word I/O
- b. Unbuffered

c. Oriented towards systems applications

This chapter is concerned with the POT/PIN system. The POT (parallel output) operation is very similar to the PIN (parallel input) operation; hence the two operations will be discussed simultaneously.

The actual execution of the POT/PIN occurs during $\phi 2$. The logic will hang up in $\phi 2$ waiting for a READY signal from the external equipment. Upon receiving the READY signal, the main frame will send a reply (Pot2/Pin). If this is a POT operation, the output word will be available at the output connector (C12 through C23) while Pot2 is true. If this is a PIN operation, the input word will be sampled at the input connector (Cd12 through Cd23) on the trailing edge of Pin.

There are two speeds of POT/PIN available. There are two possible READY signals (Rt and Rtf) from the external equipment to the main frame. The external equipment will select the high speed mode (Rtf) or the low speed mode (Rt) by the READY signal which it sends.

HIGH SPEED MODE

Rtf causes Ol0 to set at any Tl time. Ol0 then gates the execution of a POT/PIN operation in one machine cycle. The timing of the pertinent signals is:



LOW SPEED MODE

Rt causes Lp to set at any Tl Ta time. Lp then gates the execution of a **POT/PIN** operation in two machine cycles; naturally this execution will not be altered in any way by an intervening TIMESHARE. The timing of the pertinent signals is:



Some of the general purpose flip-flops used in ϕ^2 of the execution of POT/BPO and PIN/BPI include:

Fp

During BPO operations Fp gates the next output word into C, the parity checking of this new output word, and the incrementing of S so that the following word in the output block may be accessed.

During BPI operations \overline{Fp} gates the incrementing of S so that the current input word may be stored into the next word of the input block.

Lp - Lp will gate the transfer of one word in the low speed mode (Rt).

09

O9 gates the termination of POT/BPO or PIN/BPI.

(i.e. O9 gates the exit from ϕ^2). O9 may be set because:

A word has been transferred and the operation was not a block transfer (i.e. the opcode was POT or PIN) All words in the defined block have been transferred (i.e. A has been decremented to 7777₈)

The external device has signalled the end of the block (via Bt)

Ol0 - Ol0 will gate the transfer of one word in the high speed mode (Rtf).

1.

2.

3.

Oll - During BPI operations OIT signals that the last input word has been stored in memory.

10.2 Connectors

Following are the logic signals on the POT/PIN connectors. Note also the many EOM/SES signals on these connectors.

•	POT CONNECTOR	PIN CONNECTOR	•
1.	Pot1	Pin	1.
2.	Pot2		2.
3.	Ioc	Sio	3.
4.	Buc		4.
5.	Sys		5.
6.	Eom		6.
7.	Ql		7.
8.	Q2	Rti	8.
9.	Rtf	Rtf	9.
10.	Rti		10.

•	CONNECTOR	CONNECTOR	t.
11.	Bt	· · · ·	11.
12.	Q2		12.
13.	Skss	Skss	13.
14.	Sio		14.
15.	Ssc	Ssc	15.
16.	Rt	Rt	16.
17.	St		17.
18.	C17	Bt	18.
19.			19.
20.			20.
21.	C1		21.
22.			22.
23.			23.
24.			24.
25.			25.
26.			26.
27.			27.
28.			28.
29.	C 9	and a second s	29.
30	C10	• •	30.
31.	C11		31.
32.	C12	Cd12	32
33.	C13	Cd13	33.
34.	C14	Cd14	34.
35.	C15	Cd15	35.
36.	C 16	Cd16	36.
37.	C17	Cd17	37.
38.	C18	Cd18	38.
		· · ·	

		POT CONNECTOR	PIN CONNECTOR	
	39.	C19	Cd19	39.
·	40.	C20	Cd20	40.
	41.	C21	Cd21	41.
÷.,	42.	C22	Cd22	42.
••	43.	C23	Cd23	43.

10.3 POT/BPO opcodes

POT/BPO - LOW SPEED

(10/50)

φ0 Lp T1 T0 Tp

Set Cpe

[Check parity of the first output word] NOTE: Fp is set; O9, O10, O11, and Lp are cleared; Go to $\phi 2$ Ta or $\phi 2$ Ta - depending on Ta.

φ2 Ta

Potl (through ϕ^2)

[Potl is true throughout a POT/BPO operation]

T1

 $Fp \ \overline{Ts} \Longrightarrow M \rightarrow C \ (Jm)$

[This takes the next (first) output word to C]

 $S + 1 \rightarrow S$ (Ja, Pr, K11)

[Thus the following word in the output block will

be accessed]

Clear Fp

[The logic is now ready to output a word from C]

Rt $\overline{O9}$ (\overline{Fp} + \overline{Ts}) \Longrightarrow Set Lp

[The low speed READY signal, Rt, will be recognized if the logic is not gated to terminate the output $(\overline{O9})$ and either the C register already has the next output word (\overline{Fp}) or this next output word is currently being gated to C (\overline{Ts})]

 $Lp \Longrightarrow Pot2$ (through T0 Ta)

[Pot2 indicates, to the external equipment, that the data lines (C12-C23) may be strobed]

Тр

Τ0

Lp BPO \Rightarrow A-1 \rightarrow A (Ja, Gn, Pr)

[A is decremented by one as each word is transmitted] Lp $\overline{Ku2} \Rightarrow$ Set O9

[The POT/BPO operation will be concluded following this transmission either because it was a single word transmission (POT $\Rightarrow \overline{Ku2}$) or because the BPO block length has been reached (decremented A = $7777_8 \Rightarrow \overline{Ku2}$).] Fp $\overline{O9}$ Ts \Rightarrow Set Cpe

[Check parity of the next word in the block]

(09 + Lp) => Stay in φ2

[The transmission is not completed]

O9 $\overline{Lp} \Rightarrow$ Go to $\phi7$

[The transmission is complete]

φ2 Ta

T1

$$Fp \ \overline{Ts} \Longrightarrow M \rightarrow C$$

[This takes the next (first) output word to C]

 $S + 1 \rightarrow S$ (Ja, Pr, K11)

[Thus the following word in the output block will be accessed]

Clear Fp

[The logic is now ready to output a word from C]

Lp⇒Set Fp

[Fp gates the preparation for the next output word] Clear Lp

[This concludes the transmission of a data word]

Tp $Fp \overline{O9} \overline{Ts} \Longrightarrow Set Cpe$

[Check parity of the next word in the block]

 $\overline{O9} \Longrightarrow$ Stay in $\phi 2$

[The transmission is not completed]

O9 ⇒Go to ¢7

[The transmission is complete]

φ7

T1

TO

Tp

T0

End (through Tp)

[End gates the preparation for the next instruction]

Block any interrupt recognition

[End would normally have gated such recognition]

POT/BPO - HIGH SPEED

(10/50)

φ0 Lp T1 T0 Tp

ф2

Set Cpe

[Check parity of the first output word] NOTE: Fp is set; O9, O10, O11, and Lp are cleared Pot1 (through ϕ 2)

[Potl is true throughout a POT/BPO operation]
$\mathbf{Fp} \quad \overline{\mathbf{Ts}} \Longrightarrow \mathbf{M} \rightarrow \mathbf{C} \ (\mathbf{Jm})$

[This takes the next (first) output word to C]

 $S + 1 \rightarrow S$ (Ja, Pr, K11)

[Thus the following word in the (possible) output block will be accessed]

Clear Fp

[The logic is now ready to output a word from C] Clear Ol0

[This concludes the transmission of a data word] Rtf $\overline{O9}$ Tsg \Rightarrow Set O10

[The high speed READY signal, Rtf, will be recognized if the logic is not gated to terminate the output ($\overline{O9}$) and the next word in the (possible) block may be accessed at the conclusion of this word transmission (\overline{Tsq})]

Т0

Тр

 $O10 \Rightarrow Pot2$ (through Tp)

[Pot2 indicates, to the external equipment, that the data lines (C12-C23) may be strobed]

Set Fp

[Fp gates the preparation for the next output word] Ol0 BPO \Rightarrow A-1 \rightarrow A (Ja, Gn, Pr)

[A is decremented by one as each word is transmitted] O10 $\overline{\text{Ku2}} \Rightarrow$ Set O9

[The POT/BPO operation will be concluded following this transmission either because it was a single word transmission (POT \Rightarrow Ku2) or because the BPO block length has been reached (decremented A = 7777₈ \Rightarrow Ku2)]

 $\overline{09}$ O10 Ku2 \Rightarrow Set Cpe

[Check parity of the next word in the block]

 $(\overline{O9} + O10) \Longrightarrow$ Stay in ϕ^2

[The transmission is not completed]

 $09 \ \overline{O10} \implies \text{Go to } \phi7$

[The transmission is complete]

ф7

Tl End (through Tp)

[End gates the preparation for the next instruction]

Block any interrupt recognition

[End would normally have gated such recognition]

Т0

T1

10.4 PIN/BPI opcodes

PIN/BPI - LOW SPEED

(14/54)

	•	<i>2</i> .						· .
¢0 Lp				•	•			•
Т1		н н н н				· · ·		
ТO								
Тр		NOTE:	Fp is s	et; 09, 0	10, 011,	and	Lp are cl	eared; Go
		to $\phi 2 \ Ta$	io r 4 27	Ta - depen	ding on	Ta.		
$\phi 2 \overline{Ta}$		Mw						

[Every memory cycle in ¢2 will be a write cycle] C→M (Jm)

[The input word in C will be written into memory] Rt 09 (011 + Tsq) ⇒Set Lp

> [The low speed READY signal, Rt, will be recognized if the logic is not gated to terminate the output $(\overline{O9})$ and either the previous input word has already been stored in memory $(\overline{O11})$ or this previous input word may be stored during the ensuing memory reference (\overline{Tsq}) .]

Τ0

$Lp \Rightarrow Pin$ (through T0 Ta)

[Pin indicates, to the external equipment, that the data lines (Cd12-Cd23) will be strobed (on the trailing edge of Pin)]

Ts ⇒Clear Oll

[The current memory reference is storing the last input word]

Тр

 $\phi 2$ Ta

T1

Lp BPI \Rightarrow A-1 \rightarrow A (Ja, Gn, Pr)

[A is decremented by one as each word is transmitted] Lp $\overline{Ku2} \Longrightarrow$ Set O9

[The PIN/BPI operation will be concluded following this transmission either because it was a single word transmission (PIN $\Rightarrow \overline{Ku2}$) or because the BPI block length has been reached (decremented A = $7777_8 \Rightarrow \overline{Ku2}$)] ($\overline{O9}$ + Lp) \Rightarrow Stay in ϕ 2

[The transmission is not completed]

O9
$$Lp \Rightarrow$$
 Go to $\phi 4$

[The transmission is complete]

Mw

[Every memory cycle in φ2 will be a write cycle] C→M (Jm)

[The input word in C will be written into memory] Lp $\overline{Fp} \Longrightarrow S + 1 \rightarrow S$ (Ja, Pr, Kll)

[The address within the data block is incremented to store the currently incoming data word]

 $Lp \Rightarrow Clear Fp$

[Fp gates the increment of S (see above) before storing every input word except the first one]

T0

Lp ⇒ Cd→C

[The input word is gated into C]

$\overline{\mathrm{Ts}}$ $\overline{\mathrm{Lp}} \Rightarrow \mathrm{Clear}$ Oll

[The current memory reference is storing the last input word]

$Lp \Longrightarrow Set Oll$

[A new input word has been gated into C and must be stored in memory - the current memory reference is storing unpredictable results since C was changed in the middle of the memory cycle]

Clear Lp

[This concludes the transmission of a data word] $\overline{O9} \Longrightarrow$ Stay in $\phi 2$

[The transmission is not completed]

 $09 \Longrightarrow Go to \phi 4$

[The transmission is complete]

φ4

Тp

Tl $C \rightarrow C (Ja, Pr)$

[This is a hardware quirk]

Т0

[This memory cycle will be a write cycle]

 $C \rightarrow M$ (Jm-through Tp)

[The last input word will be written into memory]

Rti (through Tp)

Mw (through Tp)

[Rti indicates, to the external equipment, the completion of a PIN/BPI operation]

Tp

Τ1

φ7 ⁻

End (through Tp)

[End gates the preparation for the next instruction]

Block any interrupt recognition

[End would normally have gated such recognition]

PIN/BPI - HIGH SPEED

(14/54)

φ0 Lp T1 T0

Tp

T1

φŻ

T0

Tp

NOTE: Fp is set; O9, O10, O11, and Lp are cleared. Mw

[Every memory cycle in φ2 will be a write cycle] C→M (Jm)

[The input word in C will be written into memory] Ol0 $\overline{Fp} \Rightarrow$ S + 1 \rightarrow S (Ja, Pr, Kll)

[The address within the data block is incremented to store the newly strobed input word]

Ol0 ⇒Clear Fp

[Fp gates the increment of S (see above) before storing every input word except the first one] Clear O10

[This concludes the transmission of a data word] Rtf $\overline{O9}$ Tsq \Rightarrow Set O10

[The high speed READY signal, Rtf, will be recognized if the logic is not gated to terminate the output ($\overline{O9}$) and the previous input word may be stored during the ensuing memory reference (\overline{Tsq})] O10 ⇒Pin (through Tp)

[Pin indicates, to the external equipment, that the data lines (Cd12-Cd23) will be strobed (on the trailing edge of Pin)]

 $O10 \Rightarrow Cd \rightarrow C$

Τ0

Тp

[The input word is gated into C]

Ol0 BPI \Rightarrow A-1 \rightarrow A (Ja, Gn, Pr)

[A is decremented by one as each word is transmitted] Ol0 $\overline{Ku2} \Longrightarrow$ Set O9

[The PIN/BPI operation will be concluded following this transmission either because it was a single word transmission (PIN \Rightarrow Ku2) or because the BPI block length has been reached (decremented A = 7777₈ \Rightarrow Ku2)]

(09 + 010) ⇒ Stay in ¢2

[The transmission is not completed]

 $09 \ \overline{010} \Longrightarrow \text{Go to } \phi4$

[The transmission is complete]

C→C (Ja, Pr)

[This is a hardware quirk]

T0

T1

φ4

Mw (through Tp)

[This memory cycle will be a write cycle]

 $C \rightarrow M$ (Jm-through Tp)

[The last input word is (unnecessarily) re-written into memory]

Rti (through Tp)

[Rti indicates, to the external equipment, the completion of a PIN/BPI operation]

[End gates the preparation for the next instruction] Block any interrupt recognition

[End would normally have gated such recognition]



φ7

T1

CHAPTER 11

Standard I/O Channel

11.1 Initialization

11.2 Character transmission and precessing

11.3 Parity

11.4 Channel error

11.5 Termination

11.6 Channel tests

11.7 Interrupts

11.8 Mag-tape SCAN

11.9 Interlace

11,10 Connectors

11.11 Channel timing charts

11.12 Channel opcodes

11.13 WOT/ROT opcodes

11.14 WIN/RIN opcodes

11.1 Initialization

The standard I/O channel operates, basically, in the following manner. A buffer control (\overline{CI} $\overline{C10}$ $\overline{C11}$ \Longrightarrow Buc) EOM with C17 true will initialize both the channel and the selected peripheral for an I/O operation. The initializing of the channel is performed in two stages:

1. Wc clears the channel

с.

- 2. Ws gates the set-up of the channel according to the EOM control word:
 - a. C13 is examined on output operations to determine if leader is desired. C13 gates leader-basically by forcing an all-zero (including zero parity) output character before transmitting the programdefined output characters.
 - b. C16, which defines 2 character/word mode, is
 "permanently" stored in Wt and used to initialize
 the character counter, W8.
 - C18-C23 are stored in the unit address register, W9-W14. Note that the most significant bit of the unit address defines the direction of the transmission (i.e. $\overline{C18} = \overline{W9} \Rightarrow INPUT$; C18 = W9 \Rightarrow OUTPUT).

11.2 Character transmission and precessing

After initialization the transmission of I/O characters may begin: The channel contains a 12-bit buffer register, Wr0-Wr11, and a 12-bit character register, R1-R12. All input characters are strobed from the input character lines, Zw1-Zw12, into R. All output characters are presented to the output character lines, Rw1-Rw12, from R. The Wr register acts as a one word buffer between the main frame and the

peripheral. During input operations, characters are assembled in Wr until the defined computer word is complete (1 or 2 characters/word). Wf signals that Wr is full. The main frame must then store this word in memory; meanwhile, however, the channel could be strobing another input character into R. During output operations, characters are disassembled from Wr until the defined computer word is exausted (1 or 2 characters/word). Wf signals that Wr is empty. The main frame must then load Wr with another word from memory; meanwhile, however, the channel is presenting the last, disassembled output character from R.

The actual transmission of I/O characters is controlled by character clocks, Ecw, from the peripherals. The character clock is syncronized (and voltage spikes eliminated) within the channel by two flip-flops, W6 and W5.

> W6 W5 - The channel is awaiting a character clock. If this is an output operation, a character is currently being presented on the output lines (from R)

> > The channel has recognized the character clock. If this is an output operation, a character is currently being presented on the output lines (from R). If this is an input operation, the input lines are being strobed (into R)

W6 W5

W6 W5

The channel has recognized the dropping of the character clock. If this is an output operation, the channel is attempting to disassemble the next output character (from Wr) for presentation (the current contents of the output lines are unpredictable).

If this is an input operation, the channel is attempting to assemble the just-received input character (into Wr).

If this disassembly/assembly can be effected (Wf) the channel will return to the $\overline{W6}$ $\overline{W5}$ state.

The channel could not effect a disassembly/ assembly (\overline{Wf}). The channel must wait, in this state, until the main frame presents (to Wr) a new data word (for the output operation) or stores (from Wr) the assembled data word (from the input operation). This action by the main frame (signalled by Wx) will then allow the disassembly/assembly to be effected (Wx will set Wf) and the channel will return to the $\overline{W6}$ $\overline{W5}$ state. [During output operations, all output lines (including parity) will be held clear while the channel remains in this state.]

The disassembly/assembly of characters between Wr and R has been given a special name, precessing. Precessing is gated by W4. Precessing is accomplished by an interchange of Wr and R. The actual interchange effected depends on the operation (input or output) being performed.

During input operations, precessing gates the following shift paths:

W6 W5



where the 1 character/word mode must always effect two precessing steps (on two contiguous clock times).

During output operations, precessing gates the following shift paths:



where there is no difference between the 1 character/word mode and the 2 character/word mode.

Like most other I/O operations, two machine cycles are (minimally) needed to complete one character transmission. The timing of the pertinent signals is:



Thus far, no logical differences have been noted between 6-bit character transmission and 12-bit character transmission. The only programming difference is that (naturally) all 12- bit character transmissions must be done in the 1 character/word mode (6-bit character transmissions may be done in either the 1 character/word mode or the 2 character/word mode). The only logical difference is in the handling of the paritywhich will now be discussed.

All output characters include an odd parity bit. There are actually two parity bits available at the output connectors:

Rwp	-	Rwp will be true if R1-R6 contain an even
		number of bits. R1-R6 and Rwp constitute
		a 6-bit character.
Rwe	-	Rwe will be true if R1-R12 contain an even
		number of bits. R1-R12 and Rwe constitute
		a 12-bit character.

All input characters include a parity bit, Zwp. This parity bit is strobed into Rp. Then, when the character is precessed, the total number of bits of R1-R12 and Rp is checked. If this total number of bits is even, a channel parity error has occurred (and the channel error flip-flop, We, will be set). There need be no difference between 6-bit input characters (Zw1-Zw6 and Zwp) and 12- bit input characters (Zw1-Zw12 and Zwp), since 6-bit input peripherals will not attempt to alter Zw7-Zw12 (and all input lines are normally false).

11.4 Channel error

During channel operation, the channel error flip-flop (We) may be set

in three possible way:

- The peripheral can detect an error and signal the channel (via Wes).
- The channel can detect a parity error in an input character,
 [The peripheral can signal the channel (via Np) to delete the parity checking of input characters.]
- 3. The channel can detect a RATE error if an incoming character clock (Ecw T0 Ta) can not be processed (because the channel is in the $\overline{W6}$ W5 state).

11.5 Termination

An I/O channel operation may be terminated by the peripheral. The peripheral halt signal, Whs, is received in the channel halt flip-flop, Wh. Wh will then gate a disconnect (i.e. the unit address will be cleared-no peripheral will have a unit address of 00_8) and the I/O operation is completed-as far as the peripheral is concerned. The main frame may still have input characters (in Wr- and even R) to store in memory.

During a paper tape input operation, the I/O channel actually generates the halt signal, Wph. Wph will also set Wh and the termination of the operation will be as above. This paper tape halt signal, Wph, is generated when an all-zero input character (including zero parity) is received into R. This all-zero, halt character is not further treated as an input character (i.e. unlike the meaningful data characters, it will not be precessed into Wr).

An I/O channel operation may also be terminated by program. An input/output control (\overline{CI} \overline{CIO} $C11 \Longrightarrow Ioc$) EOM with

C13 1 = C17 1 = C19 0 = C20 0 = C21 0 = C22 0 = C23 0

will effect this program termination (TIP \Rightarrow Terminate input;

 $TOP \implies Terminate output)$

During the initialization for an input operation, the terminate input flipflop (Wtr) was cleared. When the program terminates an input operation, Wtr will be set. Wtr will hold Wf set. This means that the Wr register will never again appear "full". Input characters will be received normally. But these characters will be shuffled through Wr and lost; the main frame will not be gated to store any more data words. When a halt signal (Whs or Wph) sets Wh, the channel will conclude its operation normally.

During the initialization for an output operation, the terminate output flipflop (W0) was set. When the program terminates an output operation, W0 will be cleared. When the last remaining character in Wr has been transmitted, the channel will enter the $\overline{W6}$ W5 $\overline{W0}$ state. If the channel is not doing a mag-tape operation, the $\overline{W6}$ W5 $\overline{W0}$ state will directly set Wh and the channel will conclude its operation normally. If the channel is doing a mag-tape operation, the channel will remain in the $\overline{W6}$ W5 $\overline{W0}$ state until the mag-tape sets Wh (via Whs). The channel will then conclude its operation normally. [The W0 flip-flop has a different function during input operations. W0 is cleared during the initialization for an input operation. W0 will be set (and remain set) when one computer word of input characters (1 or 2 characters as defined in the initializing EOM) has been received (in R) by the channel.]

All termination sequences (both input and output - both peripheral initiated and program initiated) will clear W0 at some time in the sequence. $\overline{W0}$ gates the conclusion of any termination sequence:

- 1. W0 will block any TIMESHARE requests by the interlace logic.
- 2. $\overline{W0}$ will block any Ilw interrupt signals.
- 3. WO will block any action by a WOT/ROT or WIN/RIN opcode.
- 4. W0 will gate the I2w interrupt signal (which must be 2 cycles
 long, since Ti may remain true throughout any one given cycle).

11.6 Channel tests

Two conditions in the channel may be program tested. A buffer control $(\overline{C1} \ \overline{C9} \ \overline{C10} \ \overline{C11})$ SES with C17 true will effect these test:

 The channel error flip-flop, We, is tested by also having C2 true. Then

2. The current operating condition of the channel (ACTIVE or

INACTIVE) is tested by also having C0 true. Then

INACTIVE \Rightarrow Set F&

ACTIVE
$$\Rightarrow$$
 Clear F $($

The channel is INACTIVE only if the unit address is clear (i.e. W9- $W14 = 00_8$) and no input characters are remaining to be stored following the termination of an input operation.

11.7 Interrupts

Two interrupt levels, with arms, are available for use in conjunction with an I/O operation.

The Ilw interrupt (armed by setting Aiwl) signals that the Wr register is full (during input operations) or empty (during output operations).

The I2w interrupt (armed by setting Aiw2) signals that the channel has gone from the ACTIVE state to the INACTIVE state.

These interrupts are armed and disarmed by an input/output control $(\overline{C1} \ \overline{C10} \ C11 \Longrightarrow Ioc)$ EOM with

C14	É.	1
C17	=	1
C19	Ξ	0
C20	Ξ	0
C21	=	0
C22	Ξ	0
C23	=	0

C15 will be copied into Aiw2; C16 will be copied into Aiw1.

11.8 Mag-tape SCAN

The I/O channel participates in the execution of one, very special peripheral function: A mag-tape SCAN. When SCANNING, Wf is blocked from resetting. This means that input characters are received normally into R but are shuffled through Wr and lost. The main frame will not be gated to store any input words. When the tape unit reaches the end of the tape record, the mag-tape gap signal (Mtg) will become true. This will force Wf to clear. The main frame is now gated to store a data word (the last two characters in the tape record). [An Ilw interrupt will also (if armed) be generated when Mtg clears Wf.]

SCANNING is only allowed in the 2 character/word mode. The character counter, W8, has long since gone to zero ($\overline{W8}$) when Mtg first becomes true. When the main frame stores the data word (the last two characters in the tape record), the character count will be reinitialized (this means, in the 2 character/word mode, that W8 will be set). W8 will be used to block Mtg (which is still true) from again clearing Wf. [If Wf were again cleared, another Ilw interrupt would be generated (if armed).]

A mag-tape READ operation may be converted to a SCAN operation at any point in the tape block. This change is effected by an input/output control $(\overline{C1} \ \overline{C10} \ C11 \Rightarrow Ioc)$ EOM with

C12	= "	1
C17	=	1
C19	=	C
C20	, = 1	0
C21	=	0
C22	=	0
C23	=	0

11.9 Interlace

An interlace option is available for the I/O channel. Easically, the interlace will automatically service Wr (when Wf clears) by directly referencing memory (via TIMESHARE). During output operations, M will be gated directly to Wr (via Jm). During input operations, Wr will be gated directly to M (via Jm). The address of the memory reference is given by the Iwaregister in the interlace logic. The interlace also has a block length register, Iwl. After each interlace memory reference (signalled by the trailing edge of Dmc Ts), the interlace will increment Iwa by one and decrement Iwl by one. [Note that the interlace will never TIMESHARE two contiguous memory cycles (the interlace logic will gate the set of Wf too late in the TIMESHARED memory cycle for any precessing during that memory cycle). Thus the interlace may perform the increment and decrement at leisure.]

The interlace informs the main frame of its current state by three signals:

The interlace has been alerted to receive or is in the process of receiving the starting address (for Iwa) and the block length (for Iwg - this is actually the block length minus one).

[The interlace is alerted for this setup by any buffer control (CI CIO CII \Rightarrow Buc) or input/output control (CI CIO CII \Rightarrow Ioc) EOM which has C9 true. The actual set-up is accomplished by three POT's to the interlace logic.]

The interlace has been set-up and is ready to service Wr, by TIMESHARES, as needed. The block length count, Iwl, has been decremented to 7777₈. This means that the originally given block length has been reached.

When the block length has been reached (as signalled by lwf), all further

2. Iw

Iwf

3.

1. Ewl + Ew2

memory references by the interlace logic (normally gated by Iw) must be blocked. One of two possible events will be gated by Iwf:

- If Ilw is armed (i.e. Aiwl is set), an Ilw interrupt will occur.
 [The usual Ilw interrupts have been blocked by Ewl + Ew2 and Iw.]
- 2. If Ilw is not armed (i.e. Aiwl is reset), then an automatic termination (TIP or TOP) of the operation will occur. This means that: during input operations, Wtr will be set; during output operations, W0 will be cleared.

11.10 Connectors

Following are the logic signals on the channel connectors. There are three different connectors:

1. AUX -		All peripherals-except mag-tape-		
		plug into this connector.		
2. MAG		All mag-tapes plug into this connector.		
	. · ·	It differs from the AUX connector only		
	·	at pin 12.		
3. EXT	-	All peripherals which transmit/receive		
		characters of more than 6-bits must plug		

or MAG.

into this connector-as well as either AUX

Note, also, the many EOM/SES signals on these connectors.

	AUX	MAG	EXT	
1,	Zwl	Zwl	R.7	1.
2.	Zw2	Zw2	R 8	2.
3.	Zw3	Zw3	R 9	3.
4.	Zw4	Zw4	R10	4.
5.	Zw5	Zw5	R11	5.

	н 	AUX	MAG	EXT		
	6.	Zw6	Zw6	R12	6.	
	7.	Zwp	Zwp	•	7.	
	8.	Ecw	Ecw		8.	
	9.	Whs	Whs		9.	
	10.	Sio	<u>S10</u>		10.	
	11.	Buc	Buc		11.	
	12.	Np	Mtg	1. S.	12.	
	13.	Wes	Wes		13.	
	14.	WO	W 0		14.	
	15.	W 5	W5		15.	
	16.	W 6	W 6		16.	
	17.	Q2	Q2		17.	
	18.	loc	Ioc		18.	
	19.	W 9	W 9	Rwe	19.	
	20.	W10	W10		20.	
	21.	W11	W11		21.	
	22.	W12	W12		22.	
	23.	W13	W13		23.	
	24.	W14	W14		24.	
	25.	Rl	Rl	Zw7	25.	
	26.	R 2	R 2	Zw8	26.	
•	27.	R 3	R 3	Zw9	27.	
	28.	R 4	R 4	Z.w10	28.	
·	29.	R 5	R 5	ZwD	29.	
	30.	R 6	R 6	Zw12	30,	
	31.	Rwp	Rwp		31,	
	32.	C12	C12		. 32.	
	33.	C 13	C13		33.	
	34.	C14	C14		34.	

· .	AUX	MAG	EXT	
35.	C15	C15		35.
36.	C16	C16		36.
37.	C17	C17		37.
38.	C18	C18		38.
39.	C19	C19	•	39.
40.	C20	C20		40.
41.	C21	C21		41.
42.	C22	C22		42.
43.	C23	C23		43.

11.11 Channel timing charts

.

INITIATE INPUT OPERATION

 $W_c \implies Clear W0$

[W0 will be set when one computer word (1 or 2

characters) has been received (in R).]

Clear W5

Clear W6

[The channel is initialized to accept character

clocks]

Clear W8

[The character counter is cleared-see Ws below] Clear W9-W14

[The unit address is cleared-see Ws below]

Clear We

[Any channel error indication is cleared]

Clear Wh

[Any channel halt gating is cleared]

Clear Wt

[The characters/word flip-flop is cleared-see

Ws below]

Clear Wtr

[Any terminate input gating is cleared]

Set Wf

[Wf will be cleared each time that a computer word has been assembled (in Wr)]

T1 T0 Tp Buc Ta

Т1

т0

Tp

 $Ws \Longrightarrow (C6-C11) \rightarrow (W9-W14)$

[The unit address is set-up from C18-C23]

C4→Wt

[The characters/word flip-flop is set-up from C16]

C4→W8

[The character counter is initialized from C16]

INPUT CHARACTER PROCESSING

{2 characters/word (Wt)-first character (W8)}

Ta

Assume that W6 and W5 are clear-the logic is then ready to recognize a character clock, Ecw.

т0

T1

W6 W5 W9⇒Clear R

Clear Rp

[The character register is cleared]

W5 Ecw⇒Set W6

[W6 W5 signals that a character clock has been recognized]

Тр

W6 $\overline{W5} \Longrightarrow (R + Zw) \rightarrow R$

 $(Rp + Zwp) \rightarrow Rp$

[The input lines are logically OR 'ed into the input character register]

Ta

Reviewing conditions: W6 is set, W5 is reset, and the

input lines are being sampled every clock time (i.e.

 $R + Zw \rightarrow R$, $R_p + Zw p \rightarrow R_p$)-the logic is now ready

to recognize the dropping of the character clock, Ecw.

T1

W6
$$\overline{W5} \longrightarrow (R + Z_W) \rightarrow R$$

(Rp + Zwp)→Rp

[The input lines are logically OR'ed into the input character register]

т0

Tp

W6 $\overline{W5} \implies (R + Zw) \rightarrow R$

(Rp + Zwp)→Rp

[The input lines are logically OR 'ed into the input character register]

W6 $\overline{\text{Ecw}} \Rightarrow$ Set W5

[W6 W5 signals that the dropping of the character clock has been recognized]

W5 ⇒Clear W6

[The logic will enter either the $\overline{W}6$ W5 state (if the precessing below could not be effected) or the $\overline{W}6$ $\overline{W}5$ state (if the precessing below could be effected)]

W5 Wf Tp \Rightarrow W4 \Rightarrow Clear W5

[i.e. Enter the W6 W5 state and allow new character clocks to be recognized]

Clear W8

[Decrement the character

counter]

 $(R1-R6) \rightarrow (Wr6-Wr11)$

[Precess the character into Wr]

Pel2 ⇒Set We

[i.e. Check the parity of the input

character]

INPUT CHARACTER PROCESSING

2 characters/word (Wt)-second character (W8)

Assume that W6 and W5 are clear-the logic is now ready to recognize a character clock, Ecw.

T1

т0

Ta

 $\overline{W5}$ $\overline{W6}$ $\overline{W9} \Longrightarrow$ Clear R

Clear Rp

[The character register is cleared]

W5 $E_{cw} \Rightarrow$ Set W6

[W6 $\overline{W5}$ signals that a character clock has been recognized]

Tp

W6 $\overline{W5} \Longrightarrow (R + Zw) \rightarrow R$

[The input lines are logically OR 'ed into the input character register]

W6 ₩5 ₩8 ⇒Set W0

[During input operations, W0 signifies that enough characters have been received to assemble into a computer word]

Reviewing conditions: W6 is set, W5 is reset, and the input lines are being sampled every clock time (i.e. $R + Zw \rightarrow R$, $Rp + Zwp \rightarrow Rp$)-the logic is now ready to recognize the dropping of the character clock, Ecw. W6 W5 \Rightarrow (R + Zw) $\rightarrow R$

[The input lines are logically OR 'ed into the input

character register]

W6 $\overline{W5} \Rightarrow (R + Zw) \rightarrow R$

(Rp + Zwp)→Rp

Т0

ΤÌ

Τa

character register]

W6 Ecw →Set W5

[W6 W5 signals that the dropping of the character

clock has been recognized]

W5 🥽 Clear W6

Tp

[The logic will enter the $\overline{W6}$ $\overline{W5}$ state (since the

precessing below can always be effected)]

W5 Wf Tr \rightarrow W4 \rightarrow Clear W5

[i. .. Entor the $\overline{W6}$ $\overline{W5}$ state

and allow new character clocks

to be recognized]

 $(Wr \circ - Wr 11) \rightarrow (Wr \circ - Wr 5)$

 $(R1-R6) \rightarrow (Wr6-Wr11)$

[Precess the character into Wr; a computer word has now been assembled in Wr]

Pel2 ⇒Set We

[i.e. Check the parity of the input

character]

Clear Wf

[Wf implies that Wr is full]

INPUT CHARACTER PROCESSING

{1 character/word (Wt W8)

Assume that W6 and W5 are clear-the logic is now ready to recognize a character clock, Ecw.

Т1

Ta

тC

 $\overline{W5} \ \overline{W6} \ \overline{W9} \Rightarrow \text{Clear R}$

Clear Rp

[The character register is cleared]

 $\overline{W5}$ Ecw \Rightarrow Set W6

[W6 $\overline{W5}$ signals that a character clock has been recognized]

W6 $\overline{W5} \Longrightarrow (R + Zw) \rightarrow R$

(Rp + Zwp)→Rp

[The input lines are logically OR 'ed into the input character register]

W6 $\overline{W5}$ $\overline{W8} \Longrightarrow$ Set W0

[During input operations, W0 signifies that enough characters have been received to assemble into a computer word]

Reviewing conditions: W6 is set, W5 is reset, and the input lines are being sampled every clock time (i.e. R + $Zw \rightarrow R$, $Rp + Zwp \rightarrow Rp$) - the logic is now ready to recognize the dropping of the character clock, Ecw. W6 $\overline{W5} \Longrightarrow (R + Zw) \rightarrow R$

(Rp + Zwp)→Rp

[The input lines are logically OR'ed into the input character register]

ТО.

Т1

Tp

Τa

(Rp + Zwp)→Rp

[The input lines are logically OR 'ed into the input character register]

W6 $\overline{\text{Ecw}} \Rightarrow$ Set W5

W6 $\overline{W5} \Rightarrow (R + Zw) \rightarrow R$

[W6 W5 signals that the dropping of the character clock has been recognized]

W5⇒Clear W6

Тр

[The logic will enter either the $\overline{W6}$ W5 state (if the precessing below could not be effected) or the $\overline{W6}$ W5 state (if the precessing below could be effected)]

W5 Wf Tp \Rightarrow W4 \Rightarrow Clear W5

[i.e. Enter the $\overline{W6}$ $\overline{W5}$ state and allow new character clocks to be recognized]

 $(R1-R6) \rightarrow (Wr6-Wr11)$

 $(R7-R12) \rightarrow (R1-R6)$

[Precess the character]

 $Pe12 \Rightarrow Set We$

[i.e. Check the parity of the input

character]

Set W8

[W8 will gate another precessing at the

next clock time]

Clear Wf

[Wf implies that Wr is full]

W8 $\overline{Wt} \Longrightarrow (Wr6 - Wr11) \rightarrow (Wr0 - Wr5)$

 $(R1-R6) \rightarrow (Wr6-Wr11)$

[Precess the character again-a computer

word has now been assembled in Wr]

Clear W8

[The precessing of the character is completed]

T0

T1

Tp

W9 Wf

Wf signifies that Wr is full. One more input character may be processed into R-but no further precessing (W4) is allowed (and thus no more character processing since W5 remains set) until Wf is set.

W0 \overline{Wf} \overline{Iw} Aiwl \Longrightarrow Ilw

[Ilw is an interrupt signal to the interrupt logic. It signifies, during non-interlace operations (Iw), that Wr contains an assembled computer word]

T1

W0 \overline{Wf} Iw $\overline{Iwf} \Rightarrow Tsq$ [This requests a TIMESHARE so that the interlace

logic (Iw) may store Wr in memory]

Т0

 $\overline{\text{Dmc}}$ Ts \Longrightarrow Mw (through Tl)

[The interlace memory cycle will be a write cycle]

 $Wr \rightarrow M$ (Jm-through Tl)

[Wr will be written into memory]

Tp $(WIN + RIN) \Longrightarrow Wr \rightarrow C$

[If the channel is being serviced directly by the program

(either a WIN or RIN opcode), Wr will be taken to C

(from whence it will be stored in memory)]

 $(\overline{Dmc} Ts + WIN + RIN) \rightarrow Wx \rightarrow Wt \rightarrow W8$

[Reinitialize the character counter]

Set Wf

[Wr has been emptied-allow

precessing to proceed normally]

INPUT TERMINATION SECUENCE

Signal from the peripheral (Whs)

T1 $Wh \Rightarrow Clear W9-W14$

[Clear the unit address register]

Whs⇒Set Wh

[The halt signal initiates the sequence by setting Wh-note that the unit address register will not be cleared until two machine cycles later] Wh =>Block the possible set of W6

[i.e. Ignore further character clocks]
₩5 Wf Wh (W8 + ₩t + mag tape scan) → Set Wtr
[During the input termination sequence, Wtr signifies that there are no more meaningful data words to be stored. Note that Wtr will hold Wf set]

Wh \Rightarrow Block the possible set of WC

[W6 $\overline{W5}$ $\overline{W8}$ would have gated this set] Block the normal precess (W4) gating

[W5 Wf Tp would have gated a precess] Wf W0 Wh Tp \Rightarrow W4 \Rightarrow Effect a normal precessing

> [This will precess either a received input character (W5) or a dummy character ($\overline{W5}$) into Wr. (n the latter case, parity checking of the (dummy) input character must be blocked]

Т0

Ta

Τp

W5 W1

₩5 Wf Wh (W8 + Wt + mag tape scan) →Set Wtr [During the input termination sequence, Wtr signifies that there are no more meaningful data words to be stored. Note that Wtr will hold Wf set]

Тр

Wh \Longrightarrow Block the possible set of W0

[W6 $\overline{W5}$ $\overline{W8}$ would have gated this set] Block the normal precess (W4) gating

[W5 Wf Tp would have gated a precess] Wf W0 Wh Tp \Rightarrow W4 \Rightarrow Effect a normal precessing

[This will precess either a received input character (W5) or a dummy character (W5) into Wr. In the latter case, parity checking of the (dummy) input character must be blocked]

NOTE: The logic will precess every Tp until Wf is cleared. The logic will then wait for the meaningful data word to be stored in memory. This sequence will be repeated until Wtr is set (see T0 time above).

т1

т0

Τa

Wh Wtr Ta

Т1

Clear W9-W14

[Clear the unit address register (if it is not already clear)]

Clear W0

T0

[W0 will gate the conclusion of the termination sequence] Wh \Rightarrow Block the possible set of W6

[i.e. Ignore further character clocks]

Wh $\overline{W0} \Rightarrow I2w$ (through T1 Ta)

[I2w is an interrupt signal to the interrupt logic. It signifies that the channel is going from the ACTIVE state to the INACTIVE state]

Tp

Wh WO Ta

T1

Τ0

Tp

Wh $\overline{W0}$ Ta

Tl

 $(W9-W14 = 0) \Rightarrow Wc \Rightarrow Clear W6$

Clear W5

[The logic is forced into the

 $\overline{W6}$ $\overline{W5}$ state]

Clear Wh

[This drops the 12w interrupt signal and concludes the termination sequence]

Clear W9-W14

[Clear the unit address register (if it is not already

clear)]

INPUT TERMINATION SEQUENCE

{All-zero paper tape input character}

Τa

т0

Тp

Assume that a paper tape input unit ($\overline{W9}$ $\overline{W10}$ $\overline{W11}$ W12 $\overline{W13}$) is currently connected to the channel. Assume further that the character clock has been recognized-so that W6 is set, W5 is reset, and the input lines are being sampled every clock time (i.e. R + Zw \rightarrow R, Rp + Zwp \rightarrow Rp). The logic is now ready to recognize the dropping of the character clock, Ecw.

Τ1.

W6 $\overline{W5} \implies (R + Zw) \rightarrow R$

(Rp + Zwp)→Rp

[The input lines are logically OR 'ed into the input

character register]

т0

W6 $\overline{W5} \Longrightarrow (R + Zw) \rightarrow R$

(Rp + Zwp)→Rp

[The input lines are logically OR 'ed into the input

character register]

W6 Ecw ⇒Set W5

[W6 W5 signals that the dropping of the character clock has been recognized]

Тр

[The logic will enter the W6 W5 state as the allzero character will not be treated like a normal input character]

$(R1-R8 = 0) \overline{Rp} W5 \Longrightarrow Wph \Longrightarrow Clear W5$

[i.e. Enter the $\overline{W6}$ $\overline{W5}$

state]

Block precessing

[The all-zero character is not considered a data

character]

Set Wh

[It now appears, logically, as if the peripheral had sent a halt signal (Whs) -and the remainder of the termination sequence is entirely similiar to the Whs termination sequence (q.v.)]

INITIATE OUTPUT OPERATION

 $\{With leader (\overline{CI3})\}$

Buc Ta Wc

 $Wc \Rightarrow Clear W0$

[But W0 will be set by Ws (see below)]

Clear W5

Clear W6

[The channel is initialized to accept character clocks]

Clear W8

[The character counter is cleared]

Clear W9-W14

[The unit address is cleared - see Ws below]

Clear We

[Any channel error indication is cleared]

Clear Wh

[Any channel halt gating is cleared]

Clear Wt

[The characters/word flip-flop is cleared-see

Ws below]

Clear Wtr

[Any terminate input gating is cleared] Set Wf

[But Wf will be cleared by Ws (see below)]

$\overline{W5} \ \overline{W9} \Longrightarrow Clear \ R1-R12$

[This sets up the all-zero output character (see Rp below) that signals leader to the peripheral]

T1

т0

Tp

Buc Ta

т1

T0 $Ws \Longrightarrow (C6-C11) \rightarrow (W9-W14)$

[The unit address is set-up from C18-C23]

C4→Wt

[The characters/word flip-flop is set-up from C16] Set W0

 $[\overline{W0} \text{ will gate the output termination sequence}]$ Set Rp

[This forces the parities (Rwp and Rwe) of the all-

zero leader character to also be zero]

Clear Wf

[Wf is cleared whenever there are no output
characters remaining in the buffer register (Wr)]

INTITATE OUTPUT OPERATION

{Without leader (C13)}

Buc Ta

 $Wc \Rightarrow Clear W0$

[But W0 will be set by Ws (see below)]

Clear W5

Clear W6

[But W5 will be set by Ws (see below) to force

the $\overline{W6}$ W5 state]

Clear W8

[The character counter is cleared]

Clear W9-W14

[The unit address is cleared-see Ws below]

Clear We

[Any channel error indication is cleared] Clear Wh

[Any channel halt gating is cleared]

Clear Wt

[The characters/word flip-flop is cleared-see

Ws below]

Clear Wtr

[Any terminate input gating is cleared]

Set Wf

[But Wf will be cleared by Ws (see below)]

 $\overline{W5}$ $\overline{W9} \Rightarrow$ Clear R1-R12

[This sets up an all-zero output character (see Rp

below) since a legitimate output character has not

yet been provided (in Wr)]

11-29

Τ1

Т0 Тр

Buc Ta

Т1

Т0

Тр

 $W_s \Longrightarrow (C6-C11) \rightarrow (W9-W14)$

[The unit address is set-up from C18-C23]

C4→Wt

[The characters/word flip-flop is set-up

from Cl6]

Set W0

[W0 will gate the output termination sequence] Set W5

[This forces the $\overline{W6}$ W5 state-which implies that there is not a legitimate output character in R]

Set Rp

[This forces the output parity lines (Rwp and Rwe) to zero, since there is no output character available (R1-R12 are also zero)]

Clear Wf

[Wf is cleared whenever there are no output characters remaining in the buffer register (Wr)]

OUTPUT CHARACTER PROCESSING

 $\{2 \text{ characters/word (Wt)-first character } (W8)\}$

Assume that W6 and W5 are clear and an output character is being presented (from R)-the logic is then ready to recognize a character clock, Ecw.

W5 Ecw \Rightarrow Set W6

[W6 $\overline{W5}$ signals that a character clock has been recognized]

Reviewing conditions: W6 is set, W5 is reset, and an output character is being presented (from R)-the logic is now ready to recognize the dropping of the character clock, Ecw.

T1

ΤO.

Tp

Ta

T1

T0

Tp

Ta

W6 Ecw ⇒Set W5

[W6 W5 signals that the dropping of the character clock has been recognized]

W5 ➡Clear W6

[The logic will enter the $\overline{W6}$ $\overline{W5}$ state (since the precessing below can always be effected)]

W5 Wf Tp \Rightarrow W4 \Rightarrow Clear W5

[i.e. Enter the $\overline{W6}$ $\overline{W5}$ state and allow new character clocks to be

recognized]

 $(Wr0-Wr5) \rightarrow (R1-R6)$

[The next output character is precessed into R-and presented on the output lines]

Clear Wf

[Wf implies that Wr is empty]

OUTPUT CHARACTER PROCESSING

{2 characters/word (Wt)-second character (W8)}

Assume that W6 and W5 are clear and an output character is being presented (from R) - the logic is then ready to recognize a character clock, Ecw.

Tl.

т0

Тp

Ta

Ta

 $\overline{W5}$ Ecw \Longrightarrow Set W6

[W6 $\overline{W5}$ signals that a character clock has been recognized]

Reviewing conditions: W6 is set, W5 is reset, and an output character is being presented (from R)-the logic is now ready to recognize the dropping of the character clock, Ecw.

т0

т1

Тp

W6 $\overline{\text{Ecw}} \Rightarrow$ Set W5

[W6 W5 signals that the dropping of the character clock has been recognized]

W5 ⇒Clear W6

[The logic will enter either the W6 W5 state (if the precessing below could not be effected) or the W6 W5 state (if the precessing below could be effected)] W5 Wf Tp ⇒W4 ⇒Clear W5

> [i.e. Enter the $\overline{W6}$ $\overline{W5}$ state and allow new character clocks to be recognized]

> > 11-32

 $(Wr0-Wr5) \rightarrow (R1-R6)$

 $(Wr6-Wr11) \rightarrow (Wr0-Wr5)$

[The next output character is precessed into R-and presented on the output lines]

Clear Rp

[Rp will allow the correct parities to be presented on the output parity lines (Rwp and Rwe)]

Clear W8

[Decrement the character

counter]

OUTPUT CHARACTER PROCESSING

 $\{1 \text{ character / word } (Wt W8)\}$

Assume that W6 and W5 are clear and an output character is being presented (from R)-the logic is then ready to recognize a character clock, Ecw.

T 1

Тр

Ta

Т0

 $\overline{W5}$ Ecw \Rightarrow Set W6

[W6 $\overline{W5}$ signals that a character clock has been recognized]

Ta

Reviewing conditions: W6 is set, W5 is reset, and an output character is being presented (from R)-the logic

is now ready to recognize the dropping of the character clock, Ecw.

Т1

Т0

Tp

W6 $\overline{\text{Ecw}} \Rightarrow$ Set W5

[W6 W5 signals that the dropping of the character clock has been recognized]

W5 ⇒Clear W6

[The logic will enter either the ₩6 W5 state (if the precessing below could not be effected) or the ₩6 ₩5 state (if the precessing below could be effected)] W5 Wf Tp ⇒W4 ⇒ Clear W5

> [i.e. Enter the $\overline{W6}$ $\overline{W5}$ state and allow new character clocks to be recognized]

 $(Wr0-Wr11) \rightarrow (R1-R12)$

[The next output character is precessed into R-and presented on the output lines]

Clear Rp

[Rp will allow the correct parities to be presented on the output

parity lines (Rwp and Rwe)]

Clear Wf

[Wf implies that Wr is empty]

FETCHING AN OUTPUT WORD

W9 Wf

Wf signifies that Wr is empty. One more output character may be processed from R-but no further precessing (W4)

is allowed (and thus no more character processing

since W5 remains set) until Wf is set.

W5 $\overline{W6}$ W9 \Longrightarrow Clear R1-R12

Set Rp

[This holds all output lines-including the parities

(Rwp and Rwe)-at zero]

W0 \overline{Wf} \overline{Iw} Aiwl \Longrightarrow Ilw

[Ilw is an interrupt signal to the interrupt logic.

It signifies, during non-interlace operations (Iw),

that Wr contains no more characters for disassembly] W0 \overline{Wf} Iw $\overline{Iwf} \Longrightarrow Tsq$

[This requests a TIMESHARE so that the interlace logic (Iw) may fetch another output word (for Wr) from memory]

Т0

Τl

Tp

 $(WOT + ROT) \Longrightarrow C \rightarrow Wr$

[If the channel is being serviced directly by the program (either a WOT or a ROT opcode), Wr is reloaded from C]

(Dmc Ts)⇒M→Wr (Jm)

[If the channel is being serviced by the interlace, Wr

is reloaded directly from memory]

 $(\overline{\text{Dmc}} \text{ Ts} + \text{WOT} + \text{ROT}) \rightarrow Wx \rightarrow Wt \rightarrow W8$

[Reinitialize the character

counter]

Set Wf

[Wr has been filled-

allow precessing to

proceed normally]

Ta	
Т1	Whs \Rightarrow Set Wh
	[The peripheral signal, Whs, initiates the output
	termination sequence]
	WO W6 W5 (mag tape operation) \Rightarrow Set Wh
	[The output termination sequence may be initiated,
	under program control (TOP clears W0), when all
	available output characters have been transmitted
	(W6 W5)]
Т0	Wh \Rightarrow Block the possible set of W6
	[i.e. Ignore further character clocks]
Тр	Wh W9 \Rightarrow Block any precess (W4) gating
	[W5 Wf Tp would have gated normal precessing;
	Wf W0 Wh Tp would have gated halt sequence
	precessing]
Ta	
T 1	
тO	
Tp	Wh W9 \Rightarrow Block any precess (W4) gating
•	[W5 Wf Tp would have gated normal precessing;
	Wf W0 Wh Tp would have gated halt sequence
	precessing]
Wh \overline{Ta}	
Τ1	Wh \Rightarrow Clear W9-W14
	[Clear the unit address register]
	Clear W0

[W0 is cleared (if it is not already clear). $\overline{W0}$

will gate the conclusion of the termination sequence]

11-36

T0	$Wh \Rightarrow Block$ the possible set of W6
	[i.e. Ignore further character clocks]
	Wh $\overline{W0} \Rightarrow I2w$ (through T1 \overline{Ta})
	[I2w is an interrupt signal to the interrupt logic.
	It signifies that the channel is going from the
	ACTIVE state to the INACTIVE state]
Tp	Wh $\overline{W0} \Rightarrow$ Block any precess (W4) gating
	[This includes both normal precessing and halt
	sequence precessing]

Wh $\overline{W0}$ Ta

T1

TO

Tp

Wh $\overline{W0} \Longrightarrow$ Block any precess (W4) gating

[This includes both normal precessing and halt

sequence precessing]

Wh WO Ta

T1 $(W9-W14 = 0) \implies Wc \implies Clear W6$

Clear W5

[The logic is forced into the $\overline{W6}$ $\overline{W5}$ state]

Clear Wh

[This drops the I2w interrupt

signal and concludes the term-

ination sequence]

Clear W9-W14

[Clear the unit address register (if it is not already clear)]

T0

Tp

11.12 Channel opcodes

Two opcodes have been provided to directly service the I/O channel:

WOT (11)	-	WOT loads Wr with a data word when Wr becomes
		empty during an output operation.
WIN (15)	•	WIN stores Wr in memory when Wr becomes full
		during an input operation.

These two opcodes also have record transfer equivalents, ROT (51) and RIN (55). Throughout the record, the logic remains in ϕ^2 . Whenever Wr becomes empty/full, the logic will reload/store it. As each word in the record is transferred, the A register will be decremented by one. The record transfer is terminated either by program control (the A register decrements through zero-thus the original contents of A equalled the record length minus one) or by peripheral control (the peripheral signals a halt via Whs; the peripheral is disconnected by the channel; and no input characters remain to be stored). Some of the general purpose flip-flops used in ϕ^2 of the execution of WOT/

ROT and WIN/RIN include:

Fp

During ROT operations Fp gates the next output word into C and the incrementing of S so that the following word in the output record may be accessed.

During RIN operations \overline{Fp} gates the incrementing of S so that the current input word may be stored (from C) into the next word of the input record.

O9 gates the termination of WOT/ROT or WIN/RIN (i.e. O9 gates the exit from \$\$\phi2\$). O9 may be set because:

 A word has been transferred and the operation was not a record transfer (i.e. the opcode was

09

WOT or WIN).

- All words in the defined record have been transferred (i.e. A has been decremented to 7777₈).
- 3. The channel has disconnected ($\overline{W9}$ $\overline{W10}$ $\overline{W11}$ $\overline{W12}$ $\overline{W13}$ $\overline{W14}$) and no more (possible) input words remain to be stored ($\overline{W0}$).

- Ol0 will gate the actual transfer of one input/output word between Wr and C. (input \Rightarrow Wr \rightarrow C; output \Rightarrow C \rightarrow Wr).

11.13 WOT/ROT opcodes

010

WOT/ROT

(11/51)



[Thus the following word in the (possible)

record will be accessed]

Clear Fp

[The logic is now ready with the next (first) output word in C]

Clear Ol0

[This _____ludes the transform of one output word] $\overline{Wf} W0 \overline{O9} \overline{Tsq} \Longrightarrow Set Ol0$

> [The fact that Wr is empty (Wf) will be recognized if the channel is not gated to terminate the transmission (W0), the logic is not gated to terminate the operation $(\overline{O9})$, and the next word in the (possible) record may be accessed at the conclusion of this word transfer (Tsq)]

Ol0 ⇒Set Fp

[Fp gates the preparation for the next output word] O10 ROT \Rightarrow A-1 \rightarrow A (Ja, Gn, Pr)

[A is decremented by one as each word is transferred] Ol0 $\overline{Ku2} \Rightarrow$ Set O9

[The WOT/ROT operation will be concluded following this transfer either because it was a single word transmission (WOT \Rightarrow Ku2) or because the ROT record length has been reached (decremented A = 7777₈ \Rightarrow Ku2)]

 $O10 \Rightarrow Wx$

[Wx will actually gate $C \rightarrow Wr$ as well as gating certain

channel housekeeping functions]

<u>09</u> 010 Ku2 ⇒Set Cpe

[Check parity of the next word in the record]

 $(\overline{O9} + \overline{O10}) \Longrightarrow$ Stay in ϕ^2

[The operation is not completed]

 $O9 \ \overline{O10} \Rightarrow Go to \ \phi7$

[The operation is complete]

Т0

Τp

End (through Tp)

[Ind gates the preparation for the next instruction]

Block any interrupt recognition

[End would nc ally have gated such recognition]

Т0 Тр

T.1

φ7

11.14 WIN/RIN opcodes

WIN/RIN (15/2-)

¢0 Lp

T1

ТO

ф2

Tp

T1

NOTE: Fp is set; O9, O10, O11, and Lp are cleared. Mw

[Every memory cycle in ¢2 will be a write cycle] C→M (Jm)

[The input word in C will be written into memory] Ol0 $\overline{Fp} \Rightarrow$ S + 1 \rightarrow S (Ja, Pr, Kll)

[The address within the record is incremented to store the newly strobed (from Wr) input word]

Ol0 ⇒Clear Fp

[Fp gates the increment of S (see above) before storing every input word except the first one] Clear O10

[This concludes the transfer of one input word]

 $\overline{\text{Wf}}$ W0 $\overline{O9}$ $\overline{\text{Tsq}} \Longrightarrow$ Set O10

[The fact that Wr is empty (\overline{Wf}) will be recognized if the channel is not gated to terminate the transmission (WC), the logic is not gated to terminate the operation $(\overline{O9})$, and the previous input word may be stored during the ensuing memory reference (\overline{Tsq}) .]

Т0

Tp

Old RIN \Rightarrow A-1 \rightarrow A (Ja, Gn, Pr)

[A is decremented by one as each word is transferred] O10 $\overline{Ku2} \Rightarrow$ Set O9

[The WIN/RIN operation will be concluded following this transfer either because it was a single word transmission (WIN \Rightarrow Ku2) or because the RIN record length has been reached (decremented A = 7777₈ \Rightarrow Ku2)]

Ol0 ⇒Wr→C

[Wr is emptied into C-from whence it will be stored in memory]

010 ⇒Wx

[Wx will gate certain channel housekeeping functions] $(\overline{O9} + O10) \Rightarrow$ Stay in ϕ^2

[The operation is not completed]

O9 $\overrightarrow{OTO} \Rightarrow$ Go to $\phi 4$

[The operation is complete]

Т1

φ4

 $C \rightarrow C$ (Ja, Pr)

[This is a hardware quirk]

T0 Mw (through Tp)

[This memory cycle will be a write cycle]

 $C \rightarrow M$ (Jm-through Tp)

[The last input word is (unnecessarily) re-written into memory]

Tp

T1

φ7

End (through Tp)

[End gates the preparation for the next instruction] Block any interrupt recognition

[End would normally have gated such recognition]

Т0

Tp