iSBC 012B TECHNICAL MANUAL

112748

Revision A

ţ

April 1982

Copyright[©]1982 Intel Corporation[®]

INTEL CORPORATION Memory Systems Operation 3065 Bowers Avenue Santa Clara, California 95051

Additional copies of this manual or other Intel literature may be obtained from:

Literature Department Intel Corporation 3065 Bowers Avenue Santa Clara, CA 95051

The information in this document is subject to change without notice.

Intel Corporation makes no warranty of any kind with regard to this material, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. Intel Corporation assumes no responsibility for any errors that may appear in this document. Intel Corporation makes no commitment to update nor to keep current the information contained in this document.

Intel Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in an Intel product. No other circuit patent licenses are implied.

Intel software products are copyrighted by and shall remain the property of Intel Corporation. Use, duplication or disclosure is subject to restrictions stated in Intel's software license, or as defined in ASPR 7-104.9(a)(9).

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Intel Corporation.

The following are trademarks of Intel Corporation and its affiliates and may be used only to identify Intel products:

BXP	Intel	iSBX	Multichannel
CREDIT	Intel	Library Manager	Multimodule
i	Intelevision	MCS	Plug-A-Bubble
ICE	Intellec	Megachassis	PRÔMPT
iCS	iOSP	Micromainframe	RMX/80
im	irmx	Micromap	System 2000
iMMX	iSBC	Multibus	UPI
Insite			

Revisions					
REV	DESCRIPTION	DATE	APPR		
	Released				
A	RELEASED TO PRODUCTION Per ECO # 12-13406	04/82	MB/kf		

~

TABLE OF CONTENTS

HEADING	<u>TITLE</u>	PAGE
	SECTION 1. GENERAL DESCRIPTION	
1.1	INTRODUCTION	1 - 1
1.2	HARDWARE CHARACTERISTICS	1 - 1
1.3	OPERATION	1 - 1
1.4	SPECIFICATIONS	1-2
	SECTION 2. INSTALLATION	
2.1	INTRODUCTION	2-1
2.2	SAFETY PRACTICES	2-1
2.3	UNPACKING AND INSPECTION	2-2
2.4	TEST EQUIPMENT AND SPECIAL TOOLS	2-2
2.5	POWER REQUIREMENTS	2-2
2.6	COOLING REQUIREMENTS	2-4
2.7	INTERFACE SPECIFICATIONS	2-4
2.8	JUMPER CONFIGURATIONS	2-4
2.9	ADDRESS RANGE SELECTION	2-12
2.10	iSBC 012B INSTALLATION PROCEDURE	2-13
	SECTION 3. OPERATION	
3.1	INTRODUCTION	3-1
3.2	OPERATING PRINCIPLES	3-1
3.3	INPUT/OUTPUT SIGNAL DESCRIPTION	3-1
3.4 3.4.1 3.4.2 3.4.3 3.4.4	STANDARD OPERATING MODES	3-4 3-4 3-5 3-7 3-9

TABLE OF CONTENTS (Continued)

HEADING

TITLE

- -

SECTION 3. OPERATION (Continued)

3.5	SPECIAL OPERATING FEATURES.	•				•	•	•	•				•	•			•	3-10
3.5.1	Parity Generation and Checking	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	3-10
3.5.2	Powerfail Memory Protection .																	

SECTION 4. THEORY OF OPERATION

4.1	INTRODUCTION	1
4.2	STANDARD LOGIC SYMBOLS	1
4.2.1	Electrical Criteria	l
4.2.2	Logical Criteria	2
4.3	iSBC 012B IC DEVICE DESCRIPTION	3
4.4	OVERVIEW OF ISBC 012B CIRCUITRY	14
4.5	DESCRIPTION OF CIRCUITRY BLOCKS	18
4.5.1	Address Circuitry	18
4.5.2	Data Circuitry	23
4.5.3		26
4.5.4	Memory/Refresh Cycle Circuitry	28
4.5.5	Address Strobe Circuitry	34
4.5.6	Acknowledge Circuitry	35
4.5.7	Memory Protection Circuitry	37
4.5.8	Memory Area	37

SECTION 5. MAINTENANCE

5.1	INTRODUCTION	5-1
5.2	PREVENTIVE MAINTENANCE	5-1
5.3	TROUBLESHOOTING	5-1
5.4	ISOLATING A FAILING MEMORY CHIP	5-2
5.5	SERVICE AND REPAIR	5-3

TABLE OF CONTENTS (Continued)

HEADING	TITLE	PAGE
	SECTION 6. ENGINEERING DRAWINGS	
6.1	INTRODUCTION	6-1
6.2	ASSEMBLY DRAWING, PARTS LIST AND SCHEMATIC DIAGRAM	6-1
	APPENDIX A. FILING A FREIGHT CLAIM	A-1
	APPENDIX B. SERVICE INFORMATION	
B.1	INTRODUCTION	B-1
B.2	SERVICE AND REPAIR ASSISTANCE	B-1
	READER COMMENT CARD Located Inside Back	Cover

LIST OF ILLUSTRATIONS

FIGURE	TITLE	PAGE
2-1	P1 and P2 Multibus Connectors	2-4
3-1 3-2	Write Cycle Timing	3-6 3-8
4-1 4-2 4-3	iSBC 012B Overall Block Diagram	4-17/18 4-21 4-22
4-4 4-5	R-S Flip-Flop in Memory Cycle Control Circuitry	4-28 4-29
4-6 4-7	Simplified Block Diagram of Memory/Refresh Control Circuitry Memory Chip Layout on iSBC 012B Board, Showing Rows 0-3	4-32
4-8	and the Low and High Banks	4-38 4-38
5-1	Row/Bank Diagram for Bad Chip Determination	5-3

LIST OF TABLES

TABLE

Į

TITLE

PAGE

1-1	iSBC 012B Specifications	1-2
2-1	Test Equipment	2-3
2-2		2-3
2-3		2-3
2-4		2-5
2-5		2-7
2-6		2-8
3-1	Input/Output Signals on the P1 Connector	3-2
3-2	Input/Output Signals on the P2 Connector	3-4
3-3		3-5
4-1	Ena ble and Inhibit Functions	4-3
4-2	Truth Tables and Logic Symbols for IC Devices Used in the	
		4-4
4-3	Control Signals and Data Transfer Types	4-25
5-1	Preventive Maintenance Activities	5-1

SECTION 1

GENERAL DESCRIPTION

1.1 INTRODUCTION

The iSBC 012B is a 512K byte Multibus-compatible MOS dynamic RAM memory board. On-board parity generation enhances reliability, while circuitry to support battery backup is provided as protection against power failure.

1.2 HARDWARE CHARACTERISTICS

The iSBC 012B memory board consists of a single printed circuit board with the following functional circuit blocks:

- 1. Address Circuitry
- 2. Data Circuitry
- 3. Parity Circuitry
- 4. Memory/Refresh Cycle Circuitry
- 5. Address Strobe Circuitry
- 6. Acknowledge Circuitry
- 7. Memory Protection Circuitry
- 8. Memory Area.

These blocks are described in detail in Section 4, Theory of Operation.

1.3 OPERATION

The iSBC 012B operates in three modes: write, read and refresh. Write and read operations are initiated by the user, whereas refresh cycles are initiated automatically by an on-board pulse generator, or optionally by an off-board pulse generator, and are completely transparent to the user. An on-board parity generator/checker generates and stores a parity bit for each byte that is written and checks the byte against this parity bit when the byte is read out of memory. If an error is found, parity-related data may be read from the parity error I/O port.

Access to the iSBC 012B is via the Multibus lines.

1.4 SPECIFICATIONS

iSBC 012B specifications are summarized below:

Item	Description					
STORAGE CAPACITY						
	512K bytes (256K words)					
BYTE SIZE	8 bits					
WORD LENGTH	2 bytes					
ACCESS TIME	350ns					
MEMORY CYCLE TIME	550ns					
REFRESH CYCLE TIME	550ns					
OPERATING MODES	Write, read, refresh (transparent to user)					
INTERFACE	All data, address, and control lines are TTL- compatible and meet Intel Multibus specifications.					
	Logic Level:					
	Input: Logic "1" 2.0V to 5.0V Logic "0" 0.0V to 0.8V					
	Output: Logic "1" 2.4V to 5.0V Logic "0" 0.0V to 0.5V					

Table 1-1. iSBC 012B Specifications

Table 1-1.	iSBC 012B Specifications	(Continued)
------------	--------------------------	-------------

ITEM	DESCRIPTION				
POWERFAIL PROTECTION	On-board circuitry to support battery backup				
POWER	Voltage: +5.0 volts <u>+</u> 5%				
	Operating current: 5 Amps max.				
	Stand by current: 3.5 Amps max.				
	Power down current: 1.2 Amps max.				
BOARD DIMENSIONS	Length: 6.75 in. Width: 12.0 in. Height: 0.5 in.				
ENVIRONMENTAL SPECIFICATIONS	Operating temperature 0 to 55°C Non-operating temperature -40 to 75°C				
	Relative humidity 10% to 90% without condensation				
	Shock/vibration Able to withstand class "B" tests per Intel Environmental Specification 9400008 Rev C				
	Altitude Up to 15,000 ft. in operation				

SECTION 2

INSTALLATION

2.1 INTRODUCTION

This section contains instructions for installing the iSBC 012B memory board.

2.2 SAFETY PRACTICES

WARNING

Proper concern for the safety of all personnel is vital when installing equipment. The following safety practices should always be observed.

- 1. Remove all power from the system before installation begins. Remove the AC power plug from the AC receptacle. This is particularly important if modules or components are to be removed.
- 2. Tag all facility circuit breakers associated with the system with **WARNING** tags to prevent an inadvertent turn-on of power during installation.
- 3. Even if power is off, dangerous voltages may still be present. Always discharge capacitors before working on DC power supplies.
- 4. When it is necessary to work on a system with the power on, **never work alone.** Two people must always be present when work is being done within a unit, or on an interconnecting cable, if power is applied.
- Test equipment and certain tools, such as electric drills and wirewrap tools, should always be grounded before use. Follow the instructions in the instruction manuals. Do not defeat the third wire safety ground.

- 6. Keep benches and working areas clear of unnecessary articles.
- Make sure that fire extinguishers of the CO₂ type for electrical fires are readily available.

Throughout this manual, possible threats to personal safety will be prefixed as follows:

WARNING

Similarly, threats to equipment safety will be prefixed as follows:

CAUTION

2.3 UNPACKING AND INSPECTION

Check all parts received against the shipping list. Remove all packing material from the iSBC 012B memory board. Then check for physical damage, such as broken capacitors or resistors, broken wires, cut traces, loose components, and bent pins. Certain damage, such as a cracked printed board or a failing integrated circuit, may not be detected until power is applied and tests are conducted on the unit. In case of shipping damage, refer to Appendix A for procedures to file a freight claim, and to Appendix B for procedures to return a damaged unit.

2.4 TEST EQUIPMENT AND SPECIAL TOOLS

The test equipment required for checkout and trouble analysis of the iSBC 012B memory board is listed in Table 2-1. A recommended field engineering tool kit is listed in Table 2-2.

2.5 **POWER REQUIREMENTS**

The power requirements for an iSBC 012B memory board are shown below in Table 2-3.

Equipment	Description	Use
Digital voltmeter	0.1 volt accuracy	Measurement of voltage.

Table 2-1. Test Equipment

Table 2-2. Field Engineering Tool Kit

Item	Description
1	Slotted-head screwdriver set
2	Phillips-head screwdriver set
3	Socket wrench set
4	Needle-nose pliers
5	Soldering iron
6	Desoldering tool (solder sucker)
7	Solder, resin core
8	Integrated circuit test clips

Table 2-3. iSBC 012B Power Requirements

Operati o n	Power (Max.)
Continuous Memory Cycles	+5VDC x 5.0 amps = 25.0 watts (max.)
Stand by – Refresh Cycles Only	+5VDC x 3.5 amps = 17.5 watts (max.)
Battery Backup	+5VDC x 1.2 amps = 6.0 watts (max.)

2.6 COOLING REQUIREMENTS


The iSBC 012B memory board temperature must be maintained between 0 to 55°C.

2.7 INTERFACE SPECIFICATIONS

The edge connectors P1 and P2 (shown in Figure 2-1) provide the interface to the Multibus system. P1 connector assignments are listed in Table 2-4; the P2 assignments are listed in Table 2-5.

2.8 JUMPER CONFIGURATIONS

Table 2-6 lists the possible jumper connections and describes the function of each.



530 - 001

Figure 2-1. P1 and P2 Multibus Connectors

NOTE

This figure shows the PI and P2 Multibus connectors. The odd pins are on the component side, the even pins on the solder side.

	COMPONENT SIDE				SOLD	ER SIDE
	Pin	Mnemonic	Description	Pin	Mn emonic	Description
Power Supplies	1 3 5 7 9 11	GND +5V +5V Not Used Not Used GND	Ground +5VDC +5VDC Ground	2 4 6 8 10 12	GND +5V +5V Not Used Not Used GND	Ground + 5VDC + 5VDC Ground
Bus Controls	13 15 17 19 21 23	Not Used Not Used MRDC/ IORC/ XACK/	Memory Read Command I/O Read Command Transfer Acknowledge	14 16 18 20 22 24	INIT/ Not Used Not Used MWTC/ IOWC/ INH1/	Initialize Memory Write Command I/O Write Command Inhibit 1 Disable RAM
Bus Controls and Address	25 27 29 31 33	Not Used BHEN/ Not Used Not Used Not Used	Byte High Enable	26 28 30 32 34	Not Used AD10/ AD11/ AD12/ AD13/	Address Bus
Interrupts	35 37 39 41	INT6/ INT4/ INT2/ INT0/	Parallel Interrupt Requests	36 38 40 42	INT7/ INT5/ INT3/ INT1/	Parallel Interrupt Requests
Address	43 45 47 49 51 53 55 57	ADRE/ ADRC/ ADRA/ ADR8/ ADR6/ ADR4/ ADR2/ ADR0/	Address Bus	44 46 50 52 54 56 58	ADRF/ ADRD/ ADRB/ ADR9/ ADR7/ ADR5/ ADR3/ ADR1/	Address Bus

Table 2-4. P1 Connector Pin Assignments

	COMPONENT SIDE			SOLDER SIDE		
	Pin	Mnemonic	Descriptio n	Pin	Mnemonic	Description
Data	59 61 63 65 67 69 71 73	DATE/ DATC/ DATA/ DAT8/ DAT6/ DAT4/ DAT2/ DAT0/	Data Bus	60 62 64 66 68 70 72 74	DATF/ DATD/ DATB/ DAT9/ DAT7/ DAT5/ DAT3/ DAT1/	Data Bus
Power Supplies	75 77 79 81 83 85	GND Not Used +5V +5V GND	Ground +5VDC +5VDC Ground	76 78 80 82 84 86	GND Not Used +5V +5V GND	Ground +5VDC +5VDC Ground

Table 2-4. P1 Connector Pin Assignments (Continued)

	СОМР	ONENT SIDE		SO	LDER SIDE
Pin	Mnemonic	Description	Pin	Mnemonic	Description
1	GND	Ground	2	GND	Ground
3	5VB	+5V Battery	4	5VB	+5V Battery
5	Not Used	197 Battery	6	Not Used	, , , , , , , , , , , , , , , , , , , ,
7	Not Used		8	Not Used	
7 9	ONBRD	On Board Parity	10	ONBRDREF	On Board Refresh
11	Not Used		12	Not Used	
13	Not Used		14	Not Used	
15	Not Used		16	Not Used	
17	Not Used		18	Not Used	
19	Not Used		20	MPRO/	Memory Protect
21	GND	Ground	22	GND	Ground
23	Not Used		24	Not Used	
25	Not Used		26	Not Used	
27	PAR1/	Parity 1	28	Not Used	
29	PAR2/	Parity 2	30	Not Used	
31	Not Used		32	Not Used	
33	Not Used		34	Not Used	
35	Not Used		36	Not Used	
37	Not Used		38	Not Used	
39	Not Used		40	OFBRDRQ	Off Board Request
41	Not Used		42	Not Used	
43	Not Used		44	Not Used	
45	Not Used	1	46	Not Used	
47	Not Used	1	48	Not Used	
49	Not Used		50	Not Used	
51	Not Used		52	Not Used	
53	Not Used		54	Not Used	
55	AD16/	Address Bus	56	AD17/	Address Bus
57	AD14/	Address Bus	58	AD15/	Address Bus
59	Not Used	1	60	Not Used	

Table 2-5. P2 Connector Pin Assignments

Table 2-6. Jumper Configurations

'X' If Connected

Power Jumpers			
Jumper	Standard Configuration	Function	
E1, E3		For battery backup of the memory chips.	
E2, E3	х	If battery backup of the memory chips is not required.	
E4, E5		For battery backup of selected board logic.	
E5, E6	х	If battery backup of selected board logic is not required.	
	Parity Fl	ag Register Jumpers	
	AD03, AD06, a AD04, AD05, a	re used in conjunction with AD00- nd AD08-AD0F for I/O selection. and AD07 do not involve jumpers s be H for I/O selection.	
W 1	X	If W1 is jumpered, then AD00 must be L for	
W2	х	I/O selection. If W2 is jumpered, then AD01 must be L for I/O selection.	
W3	х	If W3 is jumpered, then AD02 must be L for I/O selection.	
W4	х	If W4 is jumpered, then AD03 must be L for I/O selection.	
W 5		If W5 is jumpered, then W6 should not be jumpered and AD06 must be H for I/O selec-tion.	
W6	х	If W6 is jumpered, then W5 should not be jumpered and AD06 must be L for I/O selec-tion.	
W7A	х	If W7A is jumpered, then AD08 must be L for I/O selection.	

Parity Flag Register Jumpers (Continued)			
Jumper	Standard Configuration	Function	
W7B		If W7B is jumpered, then AD08 has no effect on I/O selection.	
W8A	х	If W8 is jumpered, then AD09 must be L for I/O selection.	
W8B		If W8B is jumpered, then AD09 has no effect on I/O selection.	
W9A	х	If W9A is jumpered, then AD0A must be L for I/O selection.	
W9B		If W9B is jumpered, then AD0A has no effect on I/O selection.	
W10A	х	If W10A is jumpered, then AD0B must be L for I/O selection.	
W10B		If W10B is jumpered, then AD0B has no effect on I/O selection.	
W11A	х	If W11A is jumpered, then AD0C must be L for I/O selection.	
W11B		If W11B is jumpered, then AD0C has no effect on I/O selection.	
W12A	х	If W12A is jumpered, then AD0D must be L for I/O selection.	
W12B		If W12B is jumpered, then AD0D has no effect on I/O selection.	
W13A	х	If W13A is jumpered, then AD0E must be L for I/O selection.	
W13B		If W13B is jumpered, then AD0E has no effect on I/O selection.	
W14A	х	If W14A is jumpered, then AD0F must be L for I/O selection.	
W14B		If W14B is jumpered, then AD0F has no effect on I/O selection.	

Table 2-6. Jumper Configurations (Continued)

	Memory Address Select Jumpers			
Jump er	Standard Configuration	Function		
	NOTE If bits 15-22 of the lower boundry (corresponding to address bits AD0E-15) are b ₁₅ b ₁₄ b ₁₃ b ₁₂ b ₁₁ b ₁₀ b _{0F} b _{0E} , then jumpers W25-32 should be set as follows:			
W 25 W 26 W 27 W 28 W 29 W 30 W 31 W 32	X X X X X X X X	If bOE is L, connect W25. If bOF is L, connect W26. If b10 is L, connect W27. If b11 is L, connect W28. If b12 is L, connect W29. If b13 is L, connect W30. If b14 is L, connect W31. If b15 is L, connect W32.		
	NOTE If bits 15-22 of the upper boundry (corresponding to address bits AD0E-15) are b15 b14 b13 b12 b11 b10 b0F b0E, the jumpers W17-24 should be set as follows:			
W17 W18 W19 W20 W21 W22 W23 W24	X X X X X X X	If b0E is L, connect W17. If b0F is L, connect W18. If b10 is L, connect W19. If b11 is L, connect W20. If b12 is L, connect W21. If B13 is L, connect W22. If b14 is L, connect W23. If b15 is L, connect W24.		
W33 & W34		Together, these determine the memory segment for the board.		

Table 2-6. Jumper Configurations (Continued)

	Memory Address Select Jumpers (Continued)			
Jumper	Stand ar d Configuration	Function		
		The following table shows the relationship between these jumpers and the memory segment. Segment 1 consists of memory loca- tions 0 to 4M-1; segment 2 consists of loca- tions 4M to 8M-1; segment 3 consists of locations 8M to 12-1; and segment 4 consists of locations 12M to 16M-1.		
		Segment W34 W33		
		1 A A 2 A B 3 B A 4 B B		
	Inte	rrupt Jumpers		
₩35		If a parity error is to cause INT7/ to go active, connect W35.		
W 36		If a parity error is to cause INT6/ to go active, connect W 36.		
W 37		If a parity error is to cause INT5/ to go active, connect W37.		
W 38		If a parity error is to cause INT4/ to go active, connect W38.		
W 39		If a parity error is to cause INT3/ to go active, connect W39.		
W40		If a parity error is to cause INT2/ to go active, connect W40.		
W41		If a parity error is to cause INT1/ to go active, connect W41.		
W42		If a parity error is to cause INTO/ to go active, connect W42.		

Table 2-6. Jumper Configurations (Continued)

	Memory Address Select Jumpers (Continued)			
Jumper	Standa rd Configuration	Function		
		Refresh Jumpers		
W44		For refresh requests to be generated off- board and placed on OFBRDRQ, W44 may be connected and ONBRDREF set false. Or, as an alternative to this approach, W45 may be jumpered (see below).		
W45		For refresh requests to be generated off- board and placed on OFBRDRQ, W45 may be jumpered (the state of ONBRDREF does not matter in this case).		
W46		If refresh requests are to be generated off- board, they should be brought in on this line (and either W44 or W45 should be connected as described above).		

Table 2-6. Jumper Configurations (Continued)

2.9 ADDRESS RANGE SELECTION

The standard configuration of jumpers for the iSBC 012B board sets the address range for board selection at 16K to 16K + 512K-1. For other ranges, jumpers W17-32 must be set appropriately. (See Section 2.8, Jumper Configurations.) For example, if board selection for the iSBC 012B board is desired for the range 32K to 32K + 512K-1, then W17-32 must be configured as follows:

Jumper	'X' (if connected)
W17	
W18	Х
W19	Х
W 20	Х
W21	Х
W22	
W23	Х
W 24	Х
W 25	Х
W 26	
W 27	Х
W 28	Х
W 29	х
W 30	Х
W 31	Х
W 32	Х

2.10 iSBC 012B INSTALLATION PROCEDURE

NOTE

The iSBC 012B memory board can be installed in any Multibus-compatible form factor with a Multibus-compatible configuration of pinouts.

- 1. Turn off the main AC power.
- Connect jumpers for the desired jumper configuration (see Section 2.8, Jumper Configurations) and set the jumpers for the desired range of board selection (see Section 2.9, Address Range Selection).
- 3. Install the board in any desired slot. (If the P2 connector is used, make sure that there is a P2 connector installed in the backplane and that the P2 edge connector on the iSBC 012B memory board mates with it properly.)
- 4. Power up the system.

.

SECTION 3

OPERATION

3.1 INTRODUCTION

This section describes the operation of the iSBC 012B memory board. It includes a discussion of:

- 1. Operating Principles
- 2. Input/Output Signals
- 3. Standard Operating Modes
- 4. Special Operating Features

3.2 OPERATING PRINCIPLES

The iSBC 012B is a semiconductor memory requiring no manual operation other than the setting of jumpers. All operating sequences are controlled by externally supplied control signals and internally generated response signals that conform to Multibus specifications. These signals are described in Section 3.3. Memory operations are described in Section 3.4.

3.3 INPUT/OUTPUT SIGNAL DESCRIPTION

Table 3-1 below describes the input/output signals on the P1 connector; Table 3-2 describes the input/output signals on the P2 connector.

Table 3-1. Input/Output Signals on the P1 Connector

Signal Mnemonic	Functional Description
ADR0/-ADRF/ and ADR10/-ADR17/ (Note: ADR14/-ADR17 are on the P2 connector)	Address: In the case of the iSBC 012B memory board, these address bits are used to specify the address of a memory location (with a memory read or write command) or the address of the Parity Flag Register I/O port (with an I/O read or write command).
	When these addresses specify a memory location, ADR0/ (AD00), in conjunction with BHEN/, determines the type of transfer (see Table 4-3); ADR1/-ADR10/ (AD01- AD10) are used for row and column addresses to the memory chips (see Section 4.4.1.A, Address Routing Circuitry, for a detailed discussion of routing for par- ticular chip types); for the iSBC 056B, ADR11/ (AD11) is used for row selection among the two rows of memory chips, while for the iSBC 012B, ADR11/ and ADR12/ (AD11 and AD12) are used for row selection among the four rows of memory chips; ADRE/-ADR15/ (AD0E-AD15) are compared for board range selection; and ADR16/ and ADR17/ (AD16 and AD17) determine the 4-megabyte segment selection.
	In the case of the Parity Flag Register I/O port, only address bits ADR0/-ADRF/ (AD00-AD0F) are used.
BHEN/	Byte High Enable: In conjunction with ADR0/ (AD00), determines the type of transfer (see Table 4-3).
DAT0/-DATF/	Data: These 16 bidirectional lines transmit and receive data to/from the addressed memory location or I/O port.
INH1/	Inhibit RAM: When active (low), this signal inhibits memory cycles.
INIT/	Initialize: Resets the system to a known internal state – sets CI/ false, clears the parity error I/O port, and clears interrupts.
INT0/-INT7/	Interrupt Request: These eight interrupt lines transmit interrupt requests to the appropriate interrupt handler. INTO/ has the highest priority.

Table 3-1.	Input/Output Signals on the P1 Connector	(Continued)
------------	--	-------------

Signal Mnemonic	Functional Description
IORC/	I/O Read Command: Indicates that the address of an I/O port is on the Multibus address lines and that the output of that port is to be read (placed) onto the Multibus data
IOWC/	lines. I/O Write Command: Indicates that the address of an I/O port is on the Multibus address lines and that the contents of the Multibus data lines are to be accepted by the addressed port.
MRDC/	Memory Read Command: Indicates that the address of a memory location is on the Multibus address lines and that the contents of that location are to be read (placed) on the Multibus data lines.
MWTC/	Memory Write Command: Indicates that the address of a memory location is on the Multibus address lines and that the contents of the Multibus data lines are to be written into that location.
XACK/	Transfer Acknowledge: Indicates that the addressed memory location or I/O port has completed the specified read or write operation; that is, data has been placed onto or accepted from the Multibus data lines.

Table 3-2.	Input/Output Signals on the P2 Connector
------------	--

Signal Mnemonic	Functional Description			
ADR14/-ADR17	Address: See Table 3-1, ADR0/-ADRF/ and ADR10/-ADR13.			
MPR0/	Memory Protect: This externally generated signal is used to inhibit memory cycles during battery backup operation.			
OFBRDRQ	Off-Board Request:			
	Note: The following applies only if W46 is jumpered. If W46 is not jumpered, then refresh requests are always generated on board. In the latter case, W45 must be installed or W44 installed and ONBRDREF held low.			
	When this signal goes true, it clocks (initiates) a refresh request.			
ONBRDREF	On-Board Refresh:			
	Note: The following applies only if W44 is jumpered.			
	When true, indicates that the pulse for the refresh cycle will be generated on board by the parity pulse generator (2N). When false, indicates that the pulse for the refresh cycle must be generated off the board by some other generator. In the latter case, W46 will also be jumpered and the off-board pulse will be brought in on OFBRDRQ.			

3.4 STANDARD OPERATING MODES

Standard operating modes are write, read, and refresh. In write and read modes, various transfer types are possible. Transfer types and write, read, and refresh modes are discussed below.

3.4.1 Transfer Types

Address bit ADR0/ (AD00) and BHEN/ determine the transfer type. Table 3-3 below describes the type of transfer for the various combinations of AD00 and BHEN/.

BHEN/	AD00	Description of Transfer (Read or Write)		
F	F	DAT0/-DAT7/ to/from the low memory bank		
F	Т	DAT0/-DAT7/ to/from the high memory bank		
Т	F	DAT0/-DAT7/ to/from the low memory bank; DAT8/-DATF/ to/from the high memory bank		
Т	Т	DAT8/DATF/ to/from the high memory bank		

Table 3-3.	Description	of Transfer	Types
------------	-------------	-------------	-------

3.4.2 Write Mode


A write cycle is initiated when MWTC/ is asserted true, assuming that BMPRO is false (memory is not protected) and BDSEL/ is true (the board is selected).

The following signals then go true: CI (initiating the internal timing for the cycle), CI/ (holding off refresh cycles), XACK/ (an acknowledge), WEL/ and/or WEH/ (write enable signals to the memory chips, depending on the transfer type – WEL/ if the transfer is to the low bank and WEH if the transfer is to the high bank, or both true if the transfer involves both banks), RASn (the row address strobe for the row n determined from AD11 and HALF/FULL), and R/\overline{C} (causing the memory chip row address on the address lines to be placed on MA0-MA7 and then to be strobed into the selected row of memory chips).

At approximately 40ns, R/\overline{C} goes false (L), causing the column addresses on the address lines to be placed on MA0-MA7. At approximately 80ns, CAS0/-CAS1/ go true and the column addresses on MA0-MA7 are strobed into the memory chips. Data on the data lines is then written into the selected row and bank(s) of memory chips.

Parity bits (LPAR/ and HPAR/) are generated from the incoming data and are strobed into memory with the data as described above. Optionally (for test purposes), off-board parity bits (PAR1/ and PAR2/ on the P2 connector) may be strobed into memory in the same way (if so, W43, W47 and W48 must be jumpered and ONBRD must be set false).


See Figure 3-1 for write cycle timing signals.



530 **- 0**02A

Parameter	Minimum (NSEC)	Maximum (NSEC)	Description	Remarks
t _{AH}	50		Address hold time	
^t AS	50		Address setup to command	From data to command
^t CMD	375		Command width	
tCS	175		Command separation	
^t DHW	0		Write data hold time	
t _{DS}	50		Write data setup to command	Normal write
t _{RD}	550		Refresh delay time	
* ^t XACK		350	Command to transfer acknowledge time	
^t XAH		65	Acknowledge turnoff delay	

*When an asynchronous refresh cycle occurs, ${}^{t}RD$ is added to this parameter.



3.4.3 Read Mode

A read cycle is initiated when MRDC/ is asserted true, assuming BMPRO is false (memory is not protected) and BDSEL/ is true (the board is selected).


The following signals then go true: CI (initiating the internal timing for the cycle), CI/ (holding off refresh cycles), XACK/ (an acknowledge), RASn (the row address strobe for the row n determined from AD11 and HALF/FULL), and R/\overline{C} (causing the memory chip row address on the address lines to be placed on MA0-MA7 and then to be strobed into the selected row of memory chips).

At approximately 40ns, R/\overline{C} goes false (L), causing the column addresses on the address lines to be placed on MA0-MA7. At approximately 80ns, CAS0/-CAS1/ go true and the column addresses on MA0-MA7 are strobed into the memory chips.

At approximately 280ns, LATCH/ goes true and the data from the selected row of memory chips is latched at 2R and 2U (octal D-type latches at the outputs of the memory chips). Depending on the type of transfer, the data then becomes available on the Multibus data lines DAT0/-DAT7/ or DAT8/-DATF/ or both (RDSEL/ and RDATOE/ enable/disable the output from the latches and LOE/ and HOE/ enable/disable the data onto the Multibus according to the type of transfer).

The parity bits (LPAR0/ and HPAR0/) are enabled onto the output lines of the memory chips in the same way, but are not latched with the data but rather routed to the parity generators/checkers along with the data to determine if there are parity errors. The parity error flags, LERR and HERR, are then routed to the parity error I/O port, along with AD11 and HALF/FULL (which determine the row of chips), and are latched there at approximately 320ns. If any of the interrupt lines have been jumpered (W35-W42) and a parity error occurs, an interrupt will be issued and the processor may read the parity-related data by issuing an I/O read command, which enables the data onto the Multibus data lines DAT0/-3/. (Note: The interrupt should then be cleared by issuing an I/O write command to the parity error I/O port.)

See Figure 3-2 for read cycle timing signals.



530 - 003

Parameter	Minimum (NSEC)	Maximum (NSEC)	Description	Remarks
^t ACC		350	Access time to read data	
^t DHR	0		Read data hold time	
t _{ID}	0	50	Inhibit delay	
tIH	150		Inhibit hold time command	
tIPW	100		Inhibit pulse width	
t _{IS}	0		Inhibit setup to command	
t _{RD}		550	Refresh delay time	
* ^t XACK		350	Command to transfer acknowledge time	
^t XAH		65	Acknowledge turnoff delay	

*When an asynchronous refresh cycle occurs, ^tRD is added to this parameter.



3.4.4 Refresh Mode

The iSBC 012B memory board uses dynamic RAM memory chips which have a retention period of 2 milliseconds. Therefore each location must be refreshed every 2 milliseconds. This is accomplished by refreshing an entire row of locations every 15.6 microseconds.

Refreshes are normally initiated by the on-board pulse generator (2N), which generates a pulse every 15.6 milliseconds. This pulse is the signal ONBRDRQ.

When ONBRDRQ goes true, COUNT and REFREQ/ go true. COUNT causes the counter (5AA) for the row addresses generated for refresh cycles to increment; REFREQ/ inhibits read or write cycles.

Approximately 20ns after the pulse, REFADR/ goes true. This enables the row address generated for the refresh cycle onto MAO-MA7. At the same time that REFADR/ goes true, AEN/ goes false. This keeps the memory row and column addresses off MAO-MA7.

Approximately 50ns after the pulse, REF/ goes true, initiating the timing for the cycle and causing RAS0/-RAS3/ to go true. The row addresses are then strobed into the four rows of memory chips. This initiates a "RAS-only" refresh cycle for every memory chip on the board.

Approximately 220ns after REF/ goes true (approximately 270ns after the refresh pulse), CLRREF/ goes true, causing REFREQ/ to go false. Approximately 50ns later (approximately 320ns after the pulse), REF/ goes false.

Normally the refresh pulse is generated on board. There is optional facility (for test purposes) for generating pulses off board. For generating off-board refresh requests, either (1) W44 should be connected and ONBRDREF (P2-10) should be set false, or (2) W45 should be connected. In either case (1 or 2), the off-board request should be brought in on OFBRDRQ (P2-40).

3.5 SPECIAL OPERATING FEATURES

3.5.1 Parity Generation and Checking

On-board parity is generated for each byte written to memory. When a byte is read from memory, the parity bit, stored with the data in the associated bank, is checked against the data, and an error flag is used to reflect any discrepancy. An optional feature (for test purposes) allows parity bits to be brought in from off the board.

For more detail, read Section 3.4.2 (Write Mode) and Section 3.4.3 (Read Mode).

3.5.2 Powerfail Memory Protection

The memory protection circuitry is designed to prevent memory cycles from occurring during battery backup in periods of uncertain power. This is an optional feature.

Memory protection is initiated off board when MPRO/ is asserted true (MPRO/ is on the optional P2 connector). When MPRO/ goes true, BMPRO goes true when CLRREF/ goes true (this may be during a memory cycle or a refresh cycle). BMPRO then inhibits memory cycles until MPRO/ goes false and, at the end of a refresh cycle, CLRREF/ goes false. iSBC 012B Technical Manual 112748

SECTION 4

THEORY OF OPERATION

4.1 INTRODUCTION

This section contains the theory of operation for the iSBC 012B memory board. It includes:


- 1. A description of standard logic symbols
- 2. Pin assignments and truth tables for the IC devices used on the board
- 3. An overall description of the iSBC 012B circuitry, along with a diagram of the major blocks of circuitry on the board
- 4. A detailed description of the major blocks of circuitry.

4.2 STANDARD LOGIC SYMBOLS

4.2.1 Electrical Criteria

A circle (bubble) at the input or output of a gate indicates a low-going signal, or one which is active when low. The absence of a circle indicates a high-going signal, or one which is active when high.

The logic symbols are generally drawn in such a way that the inputs required to produce a given output are explicit. Looking at Insert (a) below, the desired output at X/ is a low-going signal. A/ and B/ must both be low to produce this output. An alternative way of showing this relationship is given in Insert (b). The truth table for each symbol is the same, as shown in Insert (c).




Insert (c) _	A	В	×
	L	L	L
	L	н	н
	н	L	н
	н	н	н

In the first case (Insert **a**), a low-going output is expected, and two low inputs are required to produce it. In the second case (Insert **b**), a high-going output is expected, and either one of two high-going inputs will produce it.


When edge-sensitive devices are shown, a circle on the clock, or other triggering input, indicates a negative-going edge that can be the leading edge of a negative pulse or the trailing edge of a positive pulse. If no circle is shown on the clock input, then the device is a positive-edge-triggered device, triggered by the leading edge of a positive pulse or the trailing edge of a negative pulse.

4.2.2 Logical Criteria

A slash following a signal name (WRITE/) signifies a negative logic or a low true signal. Looking at Insert (d), three high inputs are required to enable this gate. Input C/, which is an active low signal, inhibits the output when it is active and enables the output when it is inactive.



No slash following a signal name (BSEL) indicates a signal which is active when high. Insert (e) shows how the inverse of C/, C (active high) is used to enable an output.




When the signal matches the input (i.e., slash to circle, no slash to no circle), an enable function may be assumed. When the signal does not match the input (i.e., no slash to circle, slash to no circle), an inhibit function may be assumed. The four possible combinations are summarized in Table 4-1.


Electrical Properties										
	No Circle	Circle								
SIGNAL	Positive true logic, logical assertion (enable)	Negative true logic, logical negation (inhibit)								
SIGNAL/	Positive true logic, logical negation (inhibit)	Negative true logic, logical assertion (enable)								

Table 4-1. Enable and Inhibit Functions


4.3 iSBC 012B IC DEVICE DESCRIPTION


Table 4-2 provides truth tables, logic symbols, and occasionally block diagrams for integrated circuit (IC) devices used on the iSBC 012B board. (The IC devices are shown as rectangles.)


































4.4 OVERVIEW OF iSBC 012B CIRCUITRY

The iSBC 012B memory is a random access memory board. The iSBC 012B has four rows of 64K memory chips, yielding a capacity of 512K bytes of memory per board.

The iSBC 012B operates in three modes: write, read, and refresh. Refresh operations are handled internally by refresh circuitry on the board and are completely transparent to the user.

The iSBC 012B operates with either 8-bit data bytes (with an additional bit for parity) or 2-byte data "words" (with two additional bits for parity):

- (1) data byte: 8 bits
- (2) data word: 2 (8-bit) data bytes.

The iSBC 012B requires a minimum of nineteen address lines to take advantage of its 512K bytes of memory space.

In each of the above cases, up to 24 address lines may be used, with address lines 15-22 affecting board selection and lines 23-24 affecting bank selection (see Section 4.5.1).

In order to detect and flag data errors, the iSBC 012B contains parity circuitry along with interrupt capability. From each incoming data byte, a parity bit is generated and stored with the data. During a read operation, the parity bit is read out with the data and the data is checked against the parity bit. By jumper selection, an interrupt may be issued when a parity error occurs and data related to the parity error may be read from the data lines.

The iSBC 012B also contains memory protection circuitry that, during battery backup following power failure, inhibits write and read cycles, but allows refresh cycles to continue.

The iSBC 012B consists of the following circuit blocks:

- 2. Data Circuitry
 - A. Transfer and Swapping Circuitry
 - B. Control Signal Generation Circuitry
- 3. Parity Circuitry
 - A. Parity Generation and Parity Data Flow Circuitry
 - B. Parity Error I/O Port and Interrupt Circuitry
- 4. Memory/Refresh Cycle Circuitry
 - A. Memory Cycle Control Circuitry
 - B. Refresh Cycle Control Circuitry
 - C. Cycle Timing and Delay Circuitry
- 5. Address Strobe Circuitry
 - A. RAS Circuitry
 - B. CAS Circuitry
- 6. Acknowledge Circuitry
- 7. Memory Protection Circuitry
- 8. Memory Area

Figure 4-1 shows these blocks in block diagram form along with the signals that are passed between them.



iSBC 012B Technical Manual 112748

This page intentionally left blank




Figure 4-1. iSBC 012B Overall Block Diagram

4.5 DESCRIPTION OF CIRCUITRY BLOCKS

The following sections describe the major blocks of circuitry on the iSBC 012B board.

4.5.1 Address Circuitry

Reference: Schematic No. 112640, Sheet 6

1. Address Routing Circuitry

During a memory cycle, various subsets of the address lines ADR00/-ADR17/ are inverted and routed to the board circuitry.

ADR00/ is inverted and sent as AD00 to the Data Control Signal Generation Circuitry (see Section 4.5.2.2) to determine along with BHEN/ the type of transfer.

ADR1/-ADR10/ are inverted and sent as MA0-MA7 to the Memory Area (see Section 4.5.8). This is done in two groups, with the first group going as the row address to the selected memory chips and the second group going as the column address.

Row Addresses	Column Addresses
ADR1/	ADR9/
ADR 2/	ADRA/
ADR 3/	ADRB/
ADR4/	ADRC/
ADR 5/	ADRD/
ADR6/	ADRE/
ADR7/	ADR 8/
ADRF/	ADR 10/

Timing control for placing row and, alternately, column addresses on the memory address lines (MA0-MA7) is handled by the R/\overline{C} (Row/Not Column) signal, which is generated by the Cycle Timing and Delay Circuitry (see Section 4.5.4.3). This signal causes row and column addresses to be placed on the memory address lines (MA0-MA7) at the appropriate time for strobing them into memory.

AD04, AD05, and AD07 must be low for I/O selection, while AD06 can be high or low, depending on jumper selection. If W5 is connected, then AD06 must be high for selection; if W6 is connected, then AD06 must be low for selection.

AD08-AD0F depend on jumper selection. If any one of W7A-W14A (say W12A) is connected, then its associated address line (AD0D) must be low. If any one of W7A-W14A is not connected, then its associated address line is irrelevant to I/O selection.

3. Board Selection Circuitry

Reference: Schematic No. 112640, Sheet 7

AD0E-AD17 (ADRE/-ADR17/ inverted) are used for determining board selection (BDSEL/). Jumpers W25-32 allow the user to set a lower boundary, and jumpers W17-24 allow the user to set an upper boundary. These set upper and lower boundaries for address lines AD0E-AD15; that is, for board selection, the value on these address lines must lie between the lower and upper boundaries. In addition, for board selection two other address bits, AD16 and AD17, must be set to correspond to two jumper selections, W33 and W34. If either W33A or W33A is connected, then the value on the corresponding address line must be low. If either W33B or W34B is connected, then the value on the corresponding address line must be high.

Looking at the entire set of address lines in terms of the groups shown in Figure 4-2, it can be seen that Group(1) selects up to 16K memory locations; that Group(2) must lie between the lower bound and upper bound specified by the two sets of jumpers (W25-32 and W17-24); that the two address bits in Group(4) must be opposite of the inputs to the exclusive OR GATES (3AD) resulting from jumper selections W33A-W34B; and that Group(3) determines whether the board is selected or not.

Looking at this in terms of address ranges or memory space, it can be seen that the upper and lower bounds are 16K multiples, whose values range from $1 \cdot 16K$ up to $256 \cdot 16K = 4M$. The two additional bits that determine board selection, AD16 and AD17, can be viewed as determining which 4M segment of the memory space a board lies in (see Figure 4-3). (Note: A board is restricted to one of four memory segments by the jumper selection for W33 and W34.)




Figure 4-3. 4-Megabyte Memory Segments

ADR1/ and ADR11/ (inverted) are used to select which row of memory chips is being addressed in a read or write operation. This is accomplished via the Row Address Circuitry (see Section 4.5.5.1). These signals are also routed to the Parity Error I/O Port and Interrupt Circuitry (see Section 4.5.3.2), where they are available to be read on the data lines if a parity error interrupt occurs.

ADRE/-ADR17/ are inverted and routed to the Board Selection Circuitry (see Section 4.5.1.3) and are thereby used to determine whether the board is selected or not.

During a refresh cycle, REFADR/ is true and AEN/ is false, thus making the output of 5AA the effective input to 3AA and 4AA, where the output of 5AA is the set of row addresses for the refresh cycle. (5AA is a binary counter clocked by COUNT, which is generated by the Refresh Cycle Control Circuitry (see Section 4.5.4.2) for the purpose of clocking this counter. The output of 5AA is inverted at 3AA and 4AA and placed on the memory address lines MAO-MA7 as row addresses for the refresh cycle.

For I/O Selection, ADR0/-ADRF/ are inverted at IAB and IAC and sent to the I/O Selection Circuitry (see Section 4.5.1.2).

2. I/O Selection Circuitry

Reference: Schematic No. 112640, Sheet 7

I/O selection (IOSEL true) provides access to the data port that contains parity error information (see Parity Error I/O Port and Interrupt Circuitry, Section 4.5.3.2). IOSEL is true depending on the contents of AD00-AD0F (ADR0/-ADRF/ inverted) and the configuration of various jumpers.

AD00-AD03 can be (individually) either high or low for I/O selection (IOSEL true), depending on the state of jumpers W1-W4. If one of these jumpers (say W2) is connected, then its corresponding address line (AD01) needs to be low for I/O selection. Correspondingly, if a jumper is not connected, then its associated address line needs to be high for selection.

LOE/ enables/disables passage to/from DAT0/-DAT7/ (via 1S); HOE/ enables/ disables passage to/from DAT8/-DATF/ (via 1U); SWE/ enables/disables swapping of data between the lines connected to DAT0/-DAT7/ and the lines connected to the high (odd) bank.

WEL/ and WEH/ are set as shown for write operations to enable the memory chips for a write operation. WEL/ true enables the low (even) bank; WEH/ true enables the high (odd) bank.

RDSEL/ is true for a read operation (MEMR or MRDC/ is true, INH1/ is false, and BDSEL is true). RDATOE/ is true whenever RDSEL/ is true unless BHEN/ is false and AD00 is true.

RDSEL/ has two functions in terms of data transfers: It determines the direction of the flow of data at 1S and 1U (from the board to the Multibus if RDSEL/ is true; in the opposite direction if RDSEL/ is false). At 2U it enables the data from the high (odd) bank onto lines BDAT8/-BDATF/. (This means that for a read operation data from the high bank is always passed onto these lines, since for a read operation both banks are always read.)

RDATOE/ enables/disables passage of data from the low bank to lines BDAT0/-BDAT7/. During a read operation, data is allowed to pass unless BHEN/ is false and AD00 is true – the transfer is between DAT0/-DAT7/ and the high bank. In the latter case, data from the high bank is swapped from lines BDAT8/-BDATF/ to BDAT0/-BDAT7/, and in this case it is necessary to keep data from the low bank off lines BDAT0/-BDAT7/, which is the function performed by 2R when RDATOE/ is false.

LATCH/ (the Enable inputs to 2R and 2U) is used to latch the data from the memory chips approximately 300ns after MRDC/ becomes valid.

iSBC 012B Technical Manual 112748




Figure 4-2. Memory Address Line Groups

The Control Signal Generation Circuitry generates three other signals:

RDSEL LWE HWE

RDSEL is RDSEL/ inverted. This signal is routed to the Cycle Timing and Delay Circuitry (see Section 4.5.4.3). LWE and HWE are a function of BHEN/ and AD00. The relationship is as follows:

BHEN/	AD0 0	LWE	H₩E
F	F	т	F
F	Т	F	Т
Т	F	т	Т
Т	Т	F	Т

These two signals (LWE and HWE) are routed to the Parity Error I/O Port and Interrupt Circuitry (see Section 4.5.3.2).

4.5.3 Parity Circuitry

The parity circuitry is contained in two blocks: (1) Parity Generation and Parity Data Flow Circuitry and (2) Parity Error I/O Port and Interrupt Circuitry. Each is discussed below.

1. Parity Generation and Parity Data Flow Circuitry

Reference: Schematic No. 112640, Sheet 5

During a <u>write operation</u>, parity is normally generated and stored as follows: Data comes in over DAT0/-DAT7/ or DAT8/-DATF/ or both. It is then routed to 1P or 1V or both (9-bit Parity Generators/Checkers). The Parity Generator(s)/Checker(s) then generate odd parity bit(s) Σ_0 . For normal operation of the board, W43 is not connected, so that the signal ONBRD is pulled high. The result is that the parity bit(s) generated by the Parity Generator(s)/Checker(s) is (are) inverted and placed on LPAR/ and/or HPAR/ and strobed into the memory chips along with the corresponding data.

4.5.2 Data Circuitry

1. Transfer and Swapping Circuitry

Reference: Schematic No. 112640, Sheets 3 and 5

Data transfers are between the following and may be in either direction:

- Multibus data lines DAT0/-DAT7/, or DAT8/-DATF/, or both DAT0/-DATF/ and DAT8/-DATF/.
- 2) a low (or even) bank of memory chips or a high (or odd) bank of memory chips or both a low (even) and a high (odd) bank.

1S, IU, IT, 2R, and 2U (in conjunction with the control signals RDSEL/, WEL/, WEH/, LOE/, HOE/, SWE/, RDATOE/, and LATCH/) control the passage of data to and from these points. IS, IU, and IT are octal bus transceivers with inputs for determining the direction of a transfer and inputs for enabling/disabling the device. IT is used for the purpose of swapping data in the case that data intended for the high (odd) bank is transferred over DAT0/-DAT7/, or data intended for DAT0/-DAT7/is transferred from the high (odd) bank.

2. Control Signal Generation Circuitry

Reference: Schematic 112640, Sheets 3, 4, and 5

The control signals used by the Transfer and Swapping Circuitry are the following:

With the exception of LATCH/, which is generated by the Cycle Timing and Delay Circuitry (see Section 4.5.4.3), these signals are generated as a function of BHEN/ and AD00. Table 4-3 shows the relationship between BHEN/ and AD00 and these signals.

4.5.4 Memory/Refresh Cycle Circuitry

The Cycle Timing and Delay Circuitry, which generates various time-related control signals for memory and refresh cycles, is activated by the Memory Cycle Control Circuitry and the Refresh Cycle Control Circuitry. Each of these three blocks is discussed below.

1. Memory Cycle Control Circuitry

Reference: Schematic No. 112640, Sheet 2


When CI goes true and is latched, a memory cycle begins. This occurs when MRDC/ or MWTC/ goes true and

BDSEL is true (BMPRO is false and BDSEL/ is true), REFREQ/ is false, and BUSY/ is false (explained in Section 4.5.4.3).

NOTE

Input 10 to 4A (the wired AND of outputs 6 and 8 of the NAND-gate 3C) is effectively the SET input to an R-S flip-flop; input 2 to 3A is effectively the RESET input to the same flip-flop (see Figure 4-4).

74S132 BAT



530 - 007

Figure 4-4. R-S Flip-Flop in Memory Cycle Control Circuitry

BHEN/	HEN/ AD00		Both Read and Write			Only / True)		d Only C/ True)	Description of Transfer		
Diller,	Aboo	LOE/	HOE/	SWE/	WEL/	WEH/	R DSEL/	RDATOE/	(Read or Write)		
F	F	Т	F	F	Т	F	Т	Т	DAT0/-DAT7/ to/from low (even) bank		
F	Т	Т	F	T	F	Т	Т	F	DAT0/-DAT7/ to/from high (odd) bank		
Т	F	Т	т	F	Т	Т	Т	Т	DAT0/-DAT7/ to/from low (even) bank and DAT8/-DATF/ to/from high (odd) bank		
Т	Т	F	Т	F	F	Т	Т	Т	DAT8/-DATF/ to/from high (odd) bank		

Table 4-3. Control Signals and Data Transfer Types

Phase 1: SET goes low, CI goes high, SET goes immediately high again.
Phase 2: RESET goes low, causing CI to go low (inactive).
Phase 3: SET is held high during this period (to end of cycle).
Phase 4: Cycle ends.

In addition to initiating a memory cycle, as previously mentioned, CI has one other function. It is routed to the RAS circuitry, where in conjunction with AD11 and HALF/FULL, it activates one of RAS0/-RAS3/. (AD11 and HALF/FULL select the particular row to be activated).

2. Refresh Cycle Control Circuitry

Reference: Schematic No. 112640, Sheet 8

The Refresh Cycle Control Circuitry generates five signals. They are:

COUNT REFREQ/ REF/ REFADR/ AEN/

These signals are generated as follows:

If W44 is connected and ONBRDREF (P2-10) is false, or alternatively if W45 is connected, the refresh cycle pulse is generated from off the board and sent over OFBRDRQ (P2-40). (In this case, W46 must also be connected.) If W44 is connected and ONBRDREF is true, or if neither W44 nor W45 is connected, then the refresh pulse is generated on-board by 2N. This pulse is then sent to the J-K negative-edge-triggered flip-flop 2H, which generates COUNT, which clocks the cascaded 4-bit binary counter 5AA, and REFREQ/ (the inversion of COUNT), which is routed to the Memory Cycle Control Circuitry for the purpose of holding off memory cycles during a refresh cycle. These two signals are generated without delay at the time of the refresh pulse.

REF/, REFADR/, and AEN/ are generated from the delay circuitry 2L. COUNT is routed to the delay circuitry, and if CI/ and CLRREF/ are both false, a low

During a <u>read operation</u>, the parity bits are read out of memory as LPARO/ and HPARO/, (re)inverted at 1Y, and fed back into the Parity Generators/Checkers. If an error is detected, LERR or HERR or both will be high. LERR and HERR are both routed to the Parity Error I/O Port and Interrupt Circuitry (see the next section).

2. Parity Error I/O Port and Interrupt Circuitry


Reference: Schematic No. 112640, Sheet 8

With one of the jumpers W35-42 connected, an interrupt will occur upon a parity error, and data related to the error becomes available to the user. Here is how this works:

Suppose there is a parity error in data read from the low bank or the high bank or both. Then LERR or HERR or both will be high. Suppose, for example, the error is in the high bank. Then HERR will be high. HWE will also be high, since HWE is high whenever a transfer occurs to/from the high bank. This will produce a high input to the quad D-type flip-flops IM (ID input on pin 4).

This value will be clocked and latched when ERRLTCH (see Cycle Timing and Delay Circuitry, Section 4.5.4.3) goes true (approximately 320ns after the beginning of the read cycle), and the result will be a high output from the OR gate at 3B. This will in turn cause an interrupt to occur and will also result in disabling the clocking of the quad D-type flip-flops at 1M until after it is cleared.

At the point that the interrupt occurs, parity-related data (LERR if LWE is true, HERR if HWE is true, AD11 and HALF/FULL) is available on the Q output lines from the quad flip-flops, and this data may be read by placing the addresses for the I/O port on the address lines and setting IORC/ true. This will enable the passage of data from the inputs of line drivers at 1N onto the Multibus data lines DAT0/, DAT1/, DAT2/, and DAT3/. The data will remain latched at 1M (the quad flip-flops) until it is cleared, which must be done to avoid an interrupt occurring in the next cycle. Clearing the interrupt is done by placing addresses for the I/O port on the address lines and setting IOWC/ true. This clears the data from the "port" and allows ERRLTCH to function again as a clock to the quad flip-flops 1M. Note that INIT/ true also clears the I/O port.



530 - 009A

Figure 4-6. Simplified Block Diagram of Memory/Refresh Control Circuitry


NOTE

BUSY/ is a function of two signals: CI from the Memory Cycle Control Circuitry, and the 60ns delay signal from delay circuit IE (a total delay of approximately 160ns from the beginning of the cycle).

RESET, mentioned previously in the section on the Memory Cycle Control Circuitry, is the AND (an OR drawn on the schematic at 3B as an AND with negative logic) of two signals: the 60ns and 160ns delay signals from delay circuit IE (approximate total delay of these signals is, respectively, 160ns and 260ns). Before a cycle is begun, SET and RESET are high. When a cycle is initiated, SET goes low, which causes CI to go high and to be latched. C1/ is asserted which, through a series of SO8 gates (3D), disables the NAND gate (3C) that generates SET. This is done to keep SET high until the end of the current cycle, since a new cycle could begin when RESET goes high (at approximately 480ns) if CYCLE (MEMR or MEMW) is still active. (That is, since RESET is high at 480ns, if SET were allowed to be low at this time, CI would go high (true), initiating a new cycle, which is not desired.) The following diagram (Figure 4-5) shows the approximate timing of RESET, SET, CI, and CYCLE.

NOTE

The timing for RESET is explained in Cycle Timing and Delay Circuitry, Section 4.5.4.3.



530 - 008



iSBC 012B Technical Manual 112748

NOTE

CI true, along with AD11 and HALF/FULL (AD12), activates the RAS Circuitry for a memory cycle (see Section 4.5.5.1).

4.5.5 Address Strobe Circuitry

The Address Strobe Circuitry consists of the RAS (Row Address Strobe) Circuitry and the CAS (Column Address Strobe) Circuitry. Each is discussed below.

1. RAS Circuitry

The inputs to the RAS Circuitry, as shown in Figure 4-1, are AD0F, AD10, CI, and REF/. The outputs are RAS0/-RAS3/.

The RAS Circuitry may be activated either for a memory cycle with inputs CI from the Memory Cycle Control Circuitry (Section 4.5.4.1) and AD11 and HALF/FULL (AD12) from the Address Routing Circuitry (Section 4.5.1.1), or it may be activated for a refresh cycle with input REF/ from the Refresh Cycle Control Circuitry (Section 4.5.4.2).

a. For a memory cycle, CI is asserted true when MRDC/ or MWTC/ is asserted true. CI remains true until RESET goes low. With CI true, AD11 and HALF/FULL (AD12) determine which signal, RAS0/-RAS3/, will be asserted true. (AD11 and HALF/FULL (AD12) are the A and B inputs, respectively, to the Dual 2-4 Line Decoders/Multiplexers 4B.) With CI true, the following table shows the relationship between AD11, HALF/FULL (AD12) and RAS0/-RAS3/.

AD11	HALF/ FULL (AD12)	RAS 0/	RAS1/	R AS2/	RAS 3 /
L	L	L	Н	Н	H
L	Н	Н	L	Н	н
Н	L	Н	Н	L	H
Н	Н	Н	Н	Н	L

signal is sent to the delay circuitry 2L. COUNT (and REFREQ/, which is the inversion of COUNT) is maintained true (high) until CLRREF/ goes true (CLRREF/ is generated by the Cycle Timing and Delay Circuitry), which clears the previously mentioned flip-flop and sets COUNT (and REFREQ/) false. When COUNT (REFREQ) goes false, the input to the delay circuitry then goes high. REF/ goes true 70ns after COUNT (REFREQ/) goes true, and REFADR/ goes true and AEN/ goes false 40ns after COUNT (REFREQ/) goes true.

REF/ is routed to the Cycle Timing and Delay Circuitry, where it initiates the refresh cycle. When CLRREF/ goes true (220ns after REF/ goes true), the J-K flip-flop (2H) is cleared, making COUNT (REFREQ/) go false. 40ns later, REFADR/ goes false and AEN/ goes true, and 70ns later, REF/ goes false.

In addition to being routed to the Cycle Timing and Delay Circuitry, REF/ is also routed to the RAS Circuitry (Section 4.5.5.1). There, when it is true (low), REF/ causes RAS0/-RAS3/ to be all true. Both REFADR/ and AEN/ go to the Address Routing Circuitry (Section 4.5.1.1), where REFADR/, when true, enables the refresh address from the cascaded 4-bit binary counter 5AA onto the memory chip address lines (MA0-MA7) and AEN/, when true, enables the memory cycle row or column addresses onto the memory chip address lines (MA0-MA7).

3. Cycle Timing and Delay Circuitry

Reference: Schematic No. 112640, Sheets 2 and 4

Figure 4-6 is a simplified block diagram of the Memory Cycle Control Circuitry, the Refresh Cycle Control Circuitry, and the Cycle Timing and Delay Circuitry.

XACK/ is set up to go true for two events – a memory cycle or an I/O command. (I/O commands are issued here either to read parity error data or to clear it).

In the case of a memory cycle, acknowledges work as follows: EXTDCY goes true for the memory cycle, while IOCMD/ and BINH/ are both false. This enables the outputs 8 and 6 of the buffer gates 5A.

NOTE

Depending on to which part of the delay circuitry E10 is jumpered (the part where the delay signal is active low or the part where it is active high), E12 will be connected to E13 or E11. (If E10 is connected to the active low part, E12 and E13 will be connected; if E10 is connected to the active high part, E12 and E11 will be connected).

When TXACK goes active (high or low), it will clock the flip-flop 5B, causing the output \overline{Q} to go low and XACK/ to go true.

In the case of an I/O command, the Acknowledge Circuitry works as follows: IOCMD/ goes true (IOSEL and IOWC/ or IORC/ go true), enabling outputs 11 and 3 of the buffer gates 5A. At the same time, XACK/ goes true with IOCMD/ true.

XACK/ is false for refresh cycles (that is, refresh cycles are not acknowledged). The logic is as follows: During a refresh cycle, CYCLE is false, clearing the flip-flop 5B and setting \overline{Q} high. If the buffer gates 5A are enabled, then XACK/ is set false; if 5A are disabled, then a high-impedance state is the result, and again XACK/ is not true.

A cycle may be initiated either by the Memory Cycle Control Circuitry when MRDC/ or MWTC/ is asserted true, or by the Refresh Cycle Control Circuitry when a refresh pulse is generated and REF/ goes true.

In the case of a memory cycle, when MRDC/ or MWTC/ goes true, CI goes true and a cycle begins. CI then goes false when RESET goes low and the input to delay circuit 2E goes high.

In the case of a refresh cycle, a refresh is initiated, as previously stated, by a refresh pulse, which causes REF/ to go true after a delay determined by jumper E19. REF/ stays true until CLRREF/ goes true and causes REF/, after the same period of delay (that determined by E19), to go false.

LATCH/ is used for latching output data from the memory chips (2R or 2U or both).

ERRLTCH causes the parity related data (LERR, HERR, AD0F, AD10) to be clocked into and latched at the Parity Flag Register I/O Port (1M).

NOTE

ERRLTCH will go true only if RDSEL is true.

LATCH/ and ERRLTCH are both cleared when CYCLE (OR of MRDC/ inverted and MWTC/ inverted) goes false.


For a memory cycle, the signal on the line from the E17 jumper connection, which will be referred to as TCAS/, goes to the CAS Circuitry (Section 4.5.5.2), causing CAS0/ and CAS1/ to both go true when the drivers at 2D have been enabled (which occurs when CI/ goes true and REFADR/ is false).

	HIGH BANK (LEFT SIDE)									LOW BANK (RIGHT SIDE)								
			-		l]		·			I]
ROW 0	6	6	6	6	6	6	6	6	6	6	6	6	6	6	6	6	6	6
	Z	Y	X	W	V	U	T	S	R	P	N	M	, L	К	J	H	F	E
ROW 1	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5
	Z	Y	X	W	V	U	T	S	R	P	N	M	L	K	J	H	F	E
ROW 2	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4
	Z	Y	X	W	V	U	T	S	R	P	N	M	L	K	J	H	F	E
ROW 3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	J	3	3	3
	Z	Y	X	W	V	U	T	S	R	P	N	M	L	К	3	Н	F	E

530 - 010

Figure 4-7. Memory Chip Layout on iSBC 012B Board, Showing Rows 0-3 and the Low and High Banks

Viewed as a single block, Figure 4-8 shows the input and output signals to/from the Memory Area.



530 - 011



NOTE HALF/FULL is jumpered to AD12 at manufacture time.

b. For a refresh cycle, REF/ true disables the driver 2D, making one of each set of the two inputs to the positive-NAND buffers 4D high. REF/ true also causes the outputs from all four positive-NAND gates 4C (shown on the schematic as OR gates with negative inputs) to be high. Thus RAS0/-RAS3/ go true with REF/ and are turned off when REF/ goes false.

2. CAS Circuitry

There are three inputs to the CAS Circuitry: TCAS/ (see Section 4.5.4.3), CI/, and REFADR/. There are two outputs: CAS0/ and CAS1/. The latter are activated simultaneously.

TCAS/ comes from the Cycle Timing and Delay Circuitry and is driven onto CASO/ and CASI/ by the line drivers at 2D when these drivers are enabled. These drivers are enabled when CI/ is true and REFADR/ is false, i.e., for a memory cycle; they are disabled when CI/ is false and REFADR/ is true, i.e., for a refresh cycle.

4.5.6 Acknowledge Circuitry

Reference: Schematic No. 112640, Sheet 2

As shown in Figure 4-1, the inputs to the Acknowledge Circuitry are the following:

EXTDY IOCMD/ BINH/ CYCLE TXACK – signal on line from E10 (not named on schematic)

The output of the Acknowledge Circuitry is the one signal XACK/, the standard Multibus acknowledge signal.

4.5.7 Memory Protection Circuitry

Reference: Schematic No. 112640, Sheets 2 and 4

The Memory Protection Circuitry is designed to prevent memory cycles during battery backup in periods of uncertain power.

The Memory Protection Circuitry has two inputs, MPRO/ and CLRREF/, and one output, BMPRO.

MPRO/ is the memory protection signal from the Multibus. CLRREF/ is the "clear refresh" signal from the Cycle Timing and Delay Circuitry (Section 4.5.4.3).

BMPRO, the output, is routed to 1Y (the positive NOR gate shown as an AND-type gate), where it, in conjunction with BDSEL/, creates BDSEL. BDSEL is true only if BMPRO is false, and BDSEL/ is true.

BDSEL goes to the Memory Cycle Control Circuitry, allowing new cycles to begin if true, preventing them when false. The logic works as follows: Suppose MPRO/ goes true. If a cycle (memory or refresh) is in progress, BMPRO goes true at the end of CLRREF/ (when CLRREF/ goes false again). If no cycle is in progress, then BMPRO goes true when CLRREF/ goes false at the end of the next cycle (which may be either a memory or a refresh cycle, depending on which occurs first). BMPRO then inhibits memory cycles until MPRO/ goes false and, at the end of a refresh cycle, CLRREF/ goes false.

4.5.8 Memory Area

Reference: Schematic No. 112640, Sheet 3

The Memory Area consists of either 2 rows (0 and 1) of 18 RAM chips (iSBC 056B) or 4 rows (0-3) of 18 RAM chips (iSBC 012B). (See Figure 4-7.)

- 2. Make sure the board is properly seated in the chassis. (If the optional P2 connector is used, make sure that it, as well as the P1 connector, seats properly.
- 3. Look for obvious causes of failure, such as faulty connectors, loose wires, etc.
- 4. Check the inputs to the board. The I/O connections are listed in Table 2-4 for the P1 connector and in Table 2-5 for the P2 connector. (Check that waveforms and timing are correct.)
- 5. Check that jumper connections and switch settings are properly set. (See Section 2.8 for jumper connections and Section 2.9 for switch settings.)
- Check for a failing memory chip as described in the next section (Section 5.4).

5.4 ISOLATING A FAILING MEMORY CHIP

Suppose a parity error occurs. By reading the parity error I/O port, it is possible to determine the row and the bank in which the error lies.

If DAT0/ is high, the error is in the low bank; if DAT1/ is high, the error is in the high bank. DAT2/ is AD11 and DAT3/ is HALF/FULL (AD12). The row in which the error lies can be determined from the following table.

AD11	HALF/ FULL (AD12)	Row (0-3)
L	L	0
н	L	1
L	н	2
н	Н	3

MA0-MA7 are the address inputs (A0-A7) for the memory chips.

RASO/-RAS3/ are the row address strobe inputs (RAS/), respectively, for the chips in "rows" 0-3 as shown in Figure 4-7.

CASO/ is the column address strobe inputs (CAS/) for the chips in "rows" 0 and 1 as shown in Figure 4-7; CAS1/ is the column address strobe inputs for the chips in "rows" 2 and 3.

WEL/ is the write enable input (WE/) for the chips in the low bank as shown in Figure 4-7; WEH/ is the write enable input for the chips in the high bank as shown in Figure 4-7.

BDAT0/-BDAT7/ are the data inputs (DIN) for, respectively, chips E, F, H, J, K, L, M, and N in the low bank; LPAR (the parity bit for BDAT0/-BDAT7/) is the data input (DIN) for chip P in the low bank. BDAT8/-BDATF/ are the data inputs (DIN) for, respectively, chips R, S, T, U, V, W, X, and Y in the high bank; HPAR (the parity bit for BDAT8/-BDATF/) is the data input (DIN) for chip Z in the high bank.

RDATO/-RDATF/ are the data outputs (DOUT) from, respectively, chips E, F, H, J, K, L, M, and N in the low bank; LPARO/ (the stored parity bit for RDATO/-RDATF/) is the data output (DOUT) from the chip P in the low bank. RDAT8/-RDATF/ are the data outputs (DOUT) from, respectively, chips R, S, T, U, V, W, X, and Y in the high bank; HPARO/ (the stored parity bit for RDAT8/-RDATF/) is the data output (DOUT) from chip Z in the high bank.

NOTE

RASO-RAS3 are wired, respectively, to 'rows' 0-3, and therefore activate these rows.

CASO/ and CAS1/ are activated simultaneously because of the nature of the CAS circuitry (see Section 4.5.5.2). CASO/ is wired to 'rows' 0 and 1; CAS1/ is wired to 'rows' 2 and 3. Therefore, all four 'rows' are activated simultaneously.

iSBC 012B Technical Manual 112748

SECTION 5

MAINTENANCE

5.1 INTRODUCTION

This section contains information related to preventive maintenance, troubleshooting, and service and repair.

Recommended maintenance is listed in Tables 2-1 and 2-2 in Section 2.

5.2 PREVENTIVE MAINTENANCE

Table 5-1 lists the preventive maintenance activities that should be routinely performed to ensure satisfactory operation of the iSBC 012B memory board.

Item	Maintenance Frequency	Action
System power supply voltages	Every 90 days	Adjust the system power supply voltages to comply with the values specified in Section 2.5.
Cooling system air filters	Every two to four weeks	Clean as required.

Table 5-1.	Preventive	Maintenance	Activities
	1.0.0.0000	the second is a	1100110100

5.3 TROUBLESHOOTING

If a problem arises, the following general procedure should be performed.

1. Check the power supplies, making sure they comply with the specifications of Section 2.5.

iSBC 012B Technical Manual 112748

SECTION 6

ENGINEERING DOCUMENTS

6.1 INTRODUCTION

This section contains an assembly drawing, a parts list and a schematic diagram for the iSBC 012B memory board.

Drawing Number	Description
112642	Assembly Drawing
112739	Parts List
112642	Parts List
112640	Schematic Diagram

6.1 ASSEMBLY DRAWING, PARTS LIST AND SCHEMATIC DIAGRAM

See following pages.

iSBC 012B Technical Manual 112748

- 4. Inspection will usually be made within several days. The inspector will usually be from an agency which specifically handles inspections for the carrier. The inspector will try to ascertain two points: a) a description and the degree of damage; and b) who was responsible for damage, that is, whether it is shipper's or carrier's negligence. It will also be necessary to have someone present at the time of inspection who is aware of the damages. After the inspection is made, a copy of the report will be given to the consignee. The claim can then be filed with the insurance company.
- 5. Claim forms can be obtained from the inspector or from the carrier. Upon completion of the claim form, submit the following documents to the carrier for disposition:

ŧ

- a. Copy of the claim form
- b. Copy of the inspection report
- c. Copy of the original invoice
- d. Copy of the packing slip
- e. Copy of the freight bill
- f. Copy of the repair cost estimate
- g. Any other information which might be helpful, such as photographs.

NOTE

It is the responsibility of the party which had legal ownership of the freight during transportation to file the claim.

APPENDIX A

FILING A FREIGHT CLAIM

The following procedures are required to obtain a quick and precise settlement of a freight claim with any carrier.

- 1. Notify Intel Corporation, Memory Systems Operation, Marketing, of the damage in order to begin claim procedures with Intel's insurance company.
- 2. List any discrepancies on both consignee's and carrier's copy of the freight bill (such as missing packages, damages to the container, or anything seeming out of the ordinary). Many freight claims are denied because the freight bill is signed off as being clear of any damages. Initial the carrier's copy and have the carrier initial the consignee's copy.
- 3. If any damage is found:
 - a. Save the container.
 - b. Hold the damaged articles until an inspection has been made by an authorized agent.
 - c. Do not move or transport articles from the immediate area.
 - d. Notify the carrier of damage and request an inspection.
 - e. Photograph the damage, if possible.
 - f. Obtain copies of:
 - 1) Freight Bill
 - 2) Invoice
 - 3) Packing List

A--1

Use the following numbers for contacting the Intel Product Service Hotline:

١

TELEPHONE:

All U.S. locations, except Alaska, Arizona, & Hawaii:

(800) 528-0595

All other locations:

(602) 869-4600

TWX NUMBER:

910-951-1330


Always contact the Product Service Hotline before returning a product to Intel for repair. You will be given a repair authorization number, shipping instructions, and other important information which will help Intel provide you with fast, efficient service. If you are returning the product because of damage sustained during shipment or if the product is out of warranty, a purchase order is required before Intel can initiate the repair.

In preparing the product for shipment to the Repair Center, use the original factory packing material, if possible. If this material is not available, wrap the product in a cushioning material such as Air Cap TH 240, manufactured by the Sealed Air Corporation, Hawthorne, N.J. Then enclose in a heavy duty corrugated shipping carton, and label "FRAGILE" to ensure careful handling. Ship only to the address specified by Product Service Hotline personnel.

THIS DRAWING CONTAINS INFORMA				REVISION	S				
TION WHICH IS THE PROPRIETARY PROPERTY OF INTEL CORPORATION. THIS DRAWING IS RECEIVED IN CON-		REV	DESCRIPTION	DFT	DATE	СНК	DATE	APVD	DATE
FIDENCE AND ITS CONTENTS MAY NOT BE DISCLOSED WITHOUT THE PRIOR WRITTEN CONSENT OF INTEL		A	PER DRF 3-35	AT	5/15	X	5/15	SK	54
CORPORATION.		B	PER DRF 8-9	29	9/2	K	9/91	K	9/8
		С	PER DRF 9-36	V.C.	9/25/11	hiec.	9/23/81	TR	9/8
		D	ECO 13161	G	1/82	Alle	1/14/82	ma	1/19/8
		E	PER ECO 13212	V.C.	1/25/in	hm	1/1/82	brtt,	144
			THERWISE SPE						
	NOTES : UNLE 1. THIS DOCUME ARE TRACKI	ENT A	ND ASSEMBLY			G			
	I. THIS DOCUME	ENT A WG C	ND ASSEMBLY OCUMENTS.			G			
	I. THIS DOCUME	ENT A	ND ASSEMBLY OCUMENTS.	/ DR	AWIN	-	CT (CODE	
	I. THIS DOCUME	ENT A WG C DASH	ND ASSEMBLY OCUMENTS.	/ DR	PRO	ססעפ	CT (4

UNLESS OTHERWISE SPECIFIED: DIMENSIONS ARE IN INCHES. BREAK ALL SHARP EDGES. DO NOT SCALE DRAWING. TOLERANCES: ANGLES ± XX ± SIGNATURE DATE DATE DATE DATE DATE ITA ISBC/056B,0/2B SIGNATURE DATE ITA ISBC/056B,0/2B SIGNATURE DATE ITA ISBC/056B,0/2B SIZE DCLC A 12 0501 PUID ITA ISBC/056B,0/2B ISBC/056B,0/2B ISBC/056								- (<u>x3/-</u>	-004
EDGES. DO NOT SCALE DRAWING. TOLERANCES: ANGLES ± XX ± CINC C, CL CODE ALS: LVL APVD AP	SPECIFIED: DIMENSIONS ARE IN		27	ir	nte	ļ		SANTA	CLARA	AVE.
TOLERANCES: ANGLES ± XX ± APVD A	EDGES. DO NOT SCALE	ENGR	dje.		_	c/c)/2B	1	
	ANGLES ±	APVD			DCLC		ALS! LVL			
XXX ± /VONE SHEET / OF 2		APVD	<u> </u>	SCA	LE 🔨	IONE		SHEET		2

ITEM						R	EFERENCE		C	UANTI	TY PEF	DASH	NUMBE	R	
NO.	PART NUMBER		DESCRIF				SIGNATION		003	004					MEAS
1	112640	SCHE	MATIC	-					REF	REF					
2	112643	PROD	UCT S	SPEC					REF	REF]]				
3	112644	TEST	SPEC	<u> </u>					REF	REF					
4										! •		 			
5											ļ				
6										 					
7	112739-003	PW SU	8-A55	Y	*				1	1					ΕA
8															
9	104463-015	MEM	ORY	2164-	-25	5E-5Z 3E-3Z, 5E-5Z,	, <u>6E-</u>	62	36		 				EA
9	104463 - 015	MEMO	DRY	2164.	-25	3E-3Z, 5E-5Z,	4E-4Z 6E-6	ż		72	ļ				EA
·															
	· · · · · · · · · · · · · · · · · · ·														
											ļ				
									<u> </u>		ļ				
					<u></u>										
17				<u>.</u>					╞ ━						
18												┟┈┥			
19	·			· · · · · · · · · · · · · · · · · · ·		 			 			 			
					T		Lor	Lagar							051
lin	3065 BOWE SANTA CLA	RA	PARTS	S LIST			sizi		MENT			.7	SH N		REV.
	CALIF 95051				L					<u>د</u> (<i>P</i> –	- 6-	'		-



THIS DRAWING CONTAINS INFORMA TION WHICH IS THE PROPRIETARY				REVISION	S	, , , , , , , , , , , , , , , , , , ,			•
PROPERTY OF INTEL CORPORATION THIS DRAWING IS RECEIVED IN CON-		REV	DESCRIPTION	DFT	DATE	СНК	DATE	APVD	DATE
FIDENCE AND ITS CONTENTS MAY NOT BE DISCLOSED WITHOUT THE PRIOR WRITTEN CONSENT OF INTEL		Δ	PER DRF 3-35	A	5/19	JE	5/19	¥	5/19
CORPORATION		B	PER DRF 8-9	38	9/2	K	9/81	K	9/81
		B	ECO 13076	ite	1/3	De	1/3	DE	1/3
		1 1	ECO 13161	G	1/82	Insi	1/14/82	2m	1/19/8
		D	PER ECO 13212	N.C.	1/2	AM	1/21/00	1.11	1/1/82
						G			
			DOCUMENTS.			127	739		
	UNLESS OTHERWISE SPECIFIED: DIMENSIONS ARE IN INCHES.	SIGNATU	JRE DATE inte			<u>12</u> 30 54	739 165 BON ANTA C ALIF 95	WERS /	
	UNLESS OTHERWISE SPECIFIED: DIMENSIONS ARE IN INCHES. BREAK ALL SHARP EDGES.	SIGNATU DRN BY CHK BY	JRE DATE J. J/K/8 TITLE		/SA	12 30 S4 C1	65 BON ANTA C ALIF 95	WERS / CLARA 5051	_
	UNLESS OTHERWISE SPECIFIED: DIMENSIONS ARE IN INCHES. BREAK ALL SHARP	SIGNATU DRN BY CHK BY ENGH APVD	JRE DATE Inte	CC	/ 5 6	127 30 54 C/ B, 0	012	WERS A	AVE.
	UNLESS OTHERWISE SPECIFIED: DIMENSIONS ABE IN INCHES. BREAK ALL SHARP EDGES. DO NOT SCALE DRAWING.	SIGNATL DRN BY CHK BY ENGH	JRE DATE Inte		/ 5 6	127 30 54 C1 B, C	65 BON ANTA C ALIF 95	WERS A CLARA 5051 B	

ITEM						EFEREN	CE		Q	UANTI	TY PER	DASH N	IUMBE	R	
NO.			DESCRIPTION			SIGNAT			003						MEAS
1	112640	SCHE	MATIC.						REF						
2	112643	PROD	UCT SPEC						REF						
3	112644	TEST	SPEC						REF						
4										 					
5															
6															
7	112641-002	PB	FAB			<u>. </u>			1						EA
8															
9															
10			·······												
11															
12	101771-044	CAP,	39 JIF, 10%, 1	'OV	c1, c	2-0	5,0	C84	6						ΕA
/3															
14	104324-053	CAP,.	22 HF, DIP, F	50V	C10-C	:45			36						
15	104324-049	CAP,.	INF DIP, 5	ov	c46 -	C 8	<u>3,8</u>	35	39.						
16															
17	101762-037	CAP,	01 µF, - 20 %,	50V	<u>c9</u>				1						
18					l 1										
19	104241-025								1						
20	106849-012	CAP, 8:	2PF±5%,50V,	AXIAL	C7				/						EA
int	SANTA CLA CALIF 9505	RA	PARTS LIST				size A	DOCUN				9		HEET NO. こ	REV. D

ITEM					REFERENCE	0	UANTITY P	ER DASH N	UMBER	
NO.	PART NUMBER		DESCRIPTION		DESIGNATION	600				MEA
21										
22										
23				·						
24			·····							<u> </u>
25										<u> </u>
26	101732-001	RES	22 12, SIP	RP3	<u>RP4, RP13, R</u>	P14 4				E
	101730-013		22012,SIP	RP		/				E
28	101729-023	RES,	IKA, SIP	/	RP5-7, RP9-	12 7		_		E
29	101729-038	RES, 1	OKRSIP	RP	/	/				\mathcal{E}
30		-	·····							.l
31										
32					·····					
33	101655-003	RES,	IK ±5%, 1/41	V RI,	Rlp	2		_		E
	101655-004		OK ± 5 %, 1/40		27,	2				
	101656-007	RES,	3.9K ±5%, 1/4			/				\downarrow
	101655-045	RES,	180 Ω ±5%, 1	4W R3,	RII	2				
	101655-059	RES,	$220 \Omega \pm 5\%, 2$	14W R4	····	/				\downarrow
	101655-089	1	330 A ±5%,			/				
	101656-023		4.7K_A ±5%, /			/				╵╻
40	101656-055		BKA = 5%, 1/4	w R9						E
int	SANTA CLA CALIF 9505	ARA	PARTS LIST		1 1	DCUMENT		9	SHEET NO.	REN


								1	 			_	-
ITEM NO.	PART NUMBER		DESCRIPTION		REFERE			003	 TY PER	DASH	IUMBEI	۹ 	UNIT OF MEAS
		TC	7/ 6/					1	 				
	100600-021	IC	74 50		4C,2B,			2	 				EA
	100602-021	• •	7450		IY,				 				
43	100604-021		7450)4	1J, 2A, 1D	<u>, 2 Z</u>	<u> </u>	4					
44	100608-021		7450	8	3D,2X,/A			3					
45	100610-021		74 S/	0	3A,1C,1L	• >		3					
46	100664-021		745	20	4AD			1					
47	100666-021		74 <i>S</i>	22	3C			1					
48	100689-021		745.	32	3B,/B,			2					
49	100696-021		74.S 3	37	4D,1H,			2					
50	100699-021		74 S	38	/ X			1					
51	100706-021		745	51	2J, 2Y			2					
5Z	100710-021		74 <i>S</i>	64	6B,6C			2					
53	100713-021		7457	'4	5B			1					
54	100713-031		74LS	74	5D			/					
55	100716-021		7458	35	4AB,5AB,4A	C,5A	C, 3AC	5			_		
56	100717-021		74.58	-	3AD			1					
57	100617-031		74LS1	12	2 H			1					
58	100624-031	•	74LS	125	5A, 1Z			2					•
59	100628-021	I.C.	7451.	32	4A,			1					EA
60													
int	3065 BOWE SANTA CLA CALIF 9505	RA	PARTS LIST		B		DOCUI PL			9		IEET IO.	rev. D


-


ITEM	04.07.000000		REFERENCE	QUA	NTITY PER	DASH NUM	BER	
NO.	PART NUMBER	DESCRIPTION		003				MEA
61	100633-021	IC 745139	4B,	1				EA
62	100646-021	74.5158	144,244	2				
63	100656-021	74\$175	iM	1				
64	100668-021	745240	2C, 3AA, 4AA, 3AB	4				
65	100668-031	7415240	IAB, IAC, IAD	3				
66	100669-021	745241	2 <i>D</i>	1				
67	100669-031	7415241	IN	1				
68	100671-031	74LS245	15,17,14	3				
69								
70	100684-021	745280	IP, IV	2				
17	100697-021	74,5373	2R,2U	2				
72	100700-031	7415393	5AA	1				
73	101319-001	72555	2N	1				
74	100679-021	IC 745260	2AD	1				
75	101592-005	DELAY PASS 100 nS	2 L	1				
76	101 592 - 008	DELAY PASS. 200 nS	IE	1				
77	101593-003	DELAY MOD 100 ns	2 E	1				
78								
79	101400-001	LED RTANGLE, RED	CRI-CR4	4				EA
80								
int	SANTA CLA CALIF 95051	RA PARTS LIST		IIZ	мвея 7 <i>39</i>		NO. 5	RE


, ,


ITEM	PART NUMBER	DESCRIPTION			ERENCE			TY PER	DASH NU	MBER	UNIT OF
				DESI	GNATION	00	31				MEAS.
81							<u> </u>				
82	104235-016	IC SOCKET,	IG PIN								FA
				5E-5Z	, 6 <u>F</u> - 0		<u> </u>				
		TERMINAL , POST			·	10	<u>\$</u>				EA
	102709-001	TERM. PCB RCPT.		*	6	6					EA
		SHORTING PLUG, C		1		36	•				EA
		SHORTING PLUG, C		* *		2					EA
		PREFORMED JUMP	DER 0.30	DETRS	EII-E						EA
88	103019-001	EJECTOR				2					EA
					<u></u>		<u> </u>				
					<u></u>		<u> </u>				
		· · ··································								<u> </u>	
					SIZE	DOCUMENT	NUM	JER		SHEE	T REV.
In	SANTA CLA CALIF 9505	RA PARTS LIS	т		A	PL //)	NO.	























MEMORY ADDRESS GENERATION

6

7

	E/H.K	I INSTALL JUMPERS	
+	OAXXXXH - BXXXXXH	+ +123A . +24A	
	4XXXXXH-7XXXXXII	11338 , U34A	
	EIAXXXH BXXXXXH	W33A , W34B	
Ì	CXXXXXH-FXXXXXH	NB38,W348	

LOWER AND UPPER BOUNDARIES (WITHIN A BANK)

AUDRESS EIT	I OWER BOUNDARY	UNPER ECUNDARY
ADØE	1025	W/7*
ADØF	W26*	0118 *
ADIØ	W27"	0117*
ADII	1028	W20*
ADIZ	W27 "	W21*
AD13	1030 "	W27.
AU14	4)31"	W23 *
ADIS	W32 *	1124

INSTALL JUMPER FOR LOGICAL "O" REMOVE JUMPER FOR LOGICAL "I"

ADDRESS EXAMPLE

SET LOWER BOUNDARY AT 32K (ØØ8ØØØH) 512 K BYTE BOARD (OTFFFFH)

ADDR BIT	15	14	13	12	11	10	1F	æ
LOWER BOUND	¢	1	ø	ø	ø	ø	1	ø
+512K EVITS	11	¢	1	1	1	1	1	1
· UPPER BOUND	1	\$	1		6	1	1	1

INSTALL: 1033A,1034A (BANK SELECT) (D35, 1037, 338, 1024,1050, 1031, 1032 (LCUER BOUND) MIR(107,1020,132,1032,1034 (UFFER BOUND)

1/2 ADDRESS SELECTION (PARITY FLAG REGISTER)

2

1

D

SELECT THE NUMBER OF EITS IN I/O ADDRESS

1	I/O ALCR SPACE	INSTALL JULIPERS	2055 IBLE PER I/O HODR
Ī	8 EIT	117E-NHS	20H-OFH GLH-AFH
ſ	12 EIT	WTA - WICA WIB- WHB	: 30H-00FH, 040H-84FH
ſ	16 BIT	N 7A - WI4A	COOCH-DOOFH, OO40H . OO4FH

SELECT THE LO ADDRESS


3

AUDRESS BIT	HIGH	LOW
ALOO	REMOVE WI	INSTALL NI
ALØI	W2	1 K/2 *
ADØZ	W3	W3*
AU#3	REMOVE W4	u.4 *
AL OL	INSTALL WS	IN: ALL NG .

PFR INTERRUPT TABLE

	INTR 3	INSTALL W42
Γ	1	W41
ļ	2	W40
Ī	3	W39
ſ	4	W38
+ [÷	W37
ſ	à	N34
ſ	INTR ?	INSTALL W35

* FACTORY DEFAULT SETTINGS FOR 512 K BYTE BOARD (112642-DO2) MEMORY ADDRESS: LOWER EQUINDARY - COMPORE UMPER EQUINDARY - COSFFFH FFR ID ADCRESS: OCODH



5

POWER JUMPER TABLE

BATTERY BACK UP E1-E2, E4-ES

JUMPER

E2-E3, E5-E6

FUNCTION

+ NORIAL

8

D

2-1