

M244X

Series Streaming Tape Drive CE Manual

REVISION RECORD							
Edition	Date published	Revised contents					
01	May, 1985						
02	Feb., 1988	All pages revised.					
02A	May, 1988	Editorial Changes, i, iii, vi, 6-2, 6-4, 6-8, 6-9, 6-12, 6-38, 7-6, 7-7					
02B	May. 1989	Editing					
		Specification No.: B03P-5325-0100A					

FB94123

The contents of this manual are subject to change without prior notice.

All Rights Reserved, FAI Copyright © 1985, 1988 FUJITSU LIMITED.

FUJISU LIMITED International Marketing Marunouchi 1-6-1, Chiyoda-ku, Tokyo 100 JAPAN TEL: 03-216-3211 FAX: 03-213-7174, 03-216-9353

Comments concerning this manual should be addressed to one of the following addresses:

- TLX: J22833

Cable: "FUJITSU LIMITED TOKYO"

FUJITSU AMERICA INC.

FUJITSU LIMITED

3055 Orchard Drive, San Jose, California 95134-2017, U.S.A. TEL: (1-408) 432-1300 FAX: 408-432-1318, 1319

TLX: 230-176207

TWX: 910-338-2193

FUJITSU CANADA INC.

Construction and Construction (Construction) (Const

FUJITSU EUROPE LIMITED Z. Longwalk Road, Slockty Park, West Drayton, Middlesex UB11 1AB, ENGLAND TEL: (44-1) 573-4444 FAX: 1-573-2643 TLX: 263871FEL SP G

FUJITSU DEUTSCHLAND GmbH Rosenheimerstraße 145, D-8000 München 80, F.R. GERMANY TEL: (49-89) 413010 FAX: 89-41301100

TLX: 897106 FDG D

FUJITSU NORDIC AB Torggatan 8, 171 54, Solna, SWEDEN TEL: (46) 8-764-76-90 FAX: 8-28-03-45 TLX: 13411 FNAB S

FUJITSU ITALIA S.p.A. Via Melchiorre Gioia, 8, 20124 Milano, ITALY TEL: (39-2) 65722741 FAX: 2-6572257 TLX: 350142 FJITLY I

FUJITSU AUSTRALIA LIMITED

F0.1130 A031HALIA LIMITED 41 McLaren Street, North Sydney, N.S.W. 2060, AUSTRALIA TEL: (61-2) 959-6555 FAX: 2-922-2653 TLX: 25233

i

FUJITSU HONG KONG LIMITED

FUNI 1831 FUNIS KONG LIMITED FLM. 1831, Sun Hung Kai Centre, 30 Harbour Road, HONG KONG TEL: (852-5) 8915780 FAX: 5-742917

TLX: 62667

B03P-5325-0100A...02B

LIST OF EFFECTIVE PAGES

PAGE	REV	PAGE	REV		PAGE	REV		PAGE	REV		PAGE	REV	PAGE	REV]	PAGE	REV
Cover	02B	4-5	02B	۱.	4-37	02	1	5-9	02	1	6-1	02	6-33	02	1	B-3	02
Blank	·	4-6	02		4-38	02		5-10	02		6-2	02A	6-34	02		B-4	02
i	02B	4-7	02		4-39	02		5-11	02		6-3	02	6-35	02		C-1	02B
Blank	_	4-8	02		4-40	02		5-12	02		6-4	02A	6-36	02		Blank	
iii	02B	4-9	02		4-41	02		5-13	02		6-5	02	6-37	02		Reader	
Blank		4-10	02		4-42	02		5-14	02		6-6	02	6-38	02A		Comment Card	
v	02	4-11	02		4-43	02		5-15	02		6-7	02	6-39	02B		Blank	
vi	02A	4-12	02		4-44	02		5-16	02		6-8	02B	6-40	02		Cover	_
vii	02	4-13	02		4-45	02		5-17	02		6-9	02A	6-41	02			
Blank	-	4-14	02		4-46	02		5-18	02		6-10	02	Blank				
1-1	02	4-15	02		4-47	02		5-19	02		6-11	02	7-1	02			
1-2	02	4-16	02		4-48	02		5-20	02		6-12	02A	7-2	02			
1-3	02	4-17	02		4-49	02		5-21	02		6-13	02	7-3	02			
1-4	02	4-18	02		4-50	02		5-22	02		6-14	02	7-4	02			
2-1	02	4-19	02		4-51	02		5-23	02		6-15	02	7-5	02			
2-2	02	4-20	02		4-52	02		5-24	02		6-16	02	7-6	02A			
2-3	02	4-21	02		4-53	02		5-25	02		6-17	02	7-7	02A			
2-4	02	4-22	02		4-54	02		5-26	02		6-18	02B	7-8	02			
2-5	02	4-23	02		4-55	02		5-27	02		6-19	02	7-9	02B			
2-6	02	4-24	02		4-56	02		5-28	02		6-20	02	7-10	02B			
2-7	02	4-25	02		4-57	02		5-29	02		6-21	02B	A-1	02			
2-8	02	4-26	02		4-58	02		5-30	02		6-22	02	A-2	02	1		
2-9	02B	4-27	02		4-59	02		5-31	02		6-23	02	A-3	02			
2-10	02	4-28	02		4-60	02		5-32	02		6-24	02	A-4	02	[
2-11	02	4-29	02		5-1	02		5-33	02		6-25	02	A-5	02			
Blank		4-30	02		5-2	02		5-34	02		6-26	02	A-6	02			
3-1	02	4-31	02		5-3	02		5-35	02		6-27	02	A-7	02			
3-2	02	4-32	02		5-4	02		5-36	02		6-28	02	A-8	02			
4-1	02	4-33	02		5-5	02		5-37	02		6-29	02	A-9	02			
4-2	02	4-34	02		5-6	02B		5-38	02		6-30	02	A-10	02			
4-3	02	4-35	02		5-7	02		5-39	02		6-31	02	B-1	02			
4-4	02	4-36	02		5-8	02		Blank	_		6-32	02	B-2	02			

iii

CONTENTS

CHAPTER	1 GENERAL DESCRIPTION	1-1
	1.1 General Description	1-1
	1.2 Configuration	1-1
	1.3 Specifications	1-1
	1.3.1 Functional specifications	1-1
	1.3.2 Physical specifications	1-2
	1.3.3 Reliability and maintenablity	1-2
	1.4 Recording Method	1-3
	1.4.1 Phase Encoding format	1-3
	1.4.2 Group Coded Recording format	1-3
CHAPTER	2 INSTALLATION	2-1
	2.1 Unpacking	2-1
	2.1.1 M2441/M2443	2-1
	2.1.2 M2442/M2444	2-2
	2.2 Mechanical Installation	2-4
	2.2.1 M2441/M2443 installation	2-4
	2.2.2 M2442/M2444 installation	2-5
	2.3 Cable Connection	2-8
	2.3.1 Interface cable and power cable	2-8
	2.4 Checkout	2-9
	2.4.1 Input voltage setting	2-9
	2.4.2 Device address & Write bus parity check setting	2-9
	2.4.3 Setting by Operator Panel	2-11
	2.5 Diagnostics	2-11
CHAPTER	3 OPERATION	3-1
	3.1 Power ON/OFF switch	3-1
	3.2 Operator Panel	3-1
	3.2.1 Start key and indicator	3-1
	3.2.2 Unload key and indicator	3-1
	3.2.3 Test key and indicator	3-1
	3.2.4 Reset key	3-1
	3.2.5 Density Select key	3-2
	3.2.6 File protect indicator	3-2
	3.2.7 Density indicators (HOST/6250/1600)	3-2
	3.2.8 2-Digit indicator	3-2
CHAPTER	4 THEORY OF OPERATION	4-1
	4.1 Mechanism	4-1
	4.1.1 Tape drive mechanism	4-1
	4.1.2 Quick loading	4-3
	4.2 Interface	4-4
	4.2.1 Introduction	4-4
	4.2.2 Controller-to-MTU interface signals	4-5
	4.2.3 MTU-to-Controller interface signals	4-7
	4.2.4 Physical interface	4-9
	4.3 Command Operation and Sense Byte	4-10
	4.3.1 Command description	4-10
	4.3.2 Command operation at BOT (Load Point)	4-11
	4.3.3 Command operation in EOT area	4-12
	4.3.4 Illegal IBG	4-12
	4.3.5 Read (RD)/Backward Read (BRD)	4-12
	4.3.6 Space (SP)/Backspace (BSP)	4-12

File without data (SSP) 4-12 4.3.8 Space File with data (SSP) 4-12 4.3.9 Write (WT) 4-12 4.3.10 Write Tape Mark (WTM) 4-12 4.3.11 Brain (REW) 4-13 4.3.12 Rewind (REW) 4-13 4.3.13 Unload (UNL) 4-13 4.3.14 Set CR Mode (S6250) 4-13 4.3.15 Set PE Mode (S1600) 4-13 4.3.16 Loop Write-To-Read (LWR) 4-13 4.3.17 Sense (SNS) 4-13 4.3.18 Extended Sense (EXSNS) 4-13 4.3.19 Sense byte 4-16 4.4 Microprogramming 4-20 4.4.2 Micro instructions 4-20 4.4.3 Sequence control 4-21 4.4.4 Sequence control 4-21 4.4.5 Sequence control 4-22 4.4.6 Formatter control 4-21 4.4.7 Interface 4-26 4.5.6 FOA 'MEN' Write circuit 4-37 4.5.6 FOA 'MEN' Write circuit 4-39		4.3.7	Space File without data (SF)/Backspace
4.3.8 Space File with data (SFD)/Backspace File with data (BSFD) 4-12 4.3.9 Write (WT) 4-12 4.3.10 Write Tape Mark (WTM) 4-12 4.3.10 Write Tape Mark (WTM) 4-12 4.3.11 Erase 4-12 4.3.12 Rewind (REW) 4-13 4.3.13 Unload (UNL) 4-13 4.3.14 Set GCR Mode (S6250) 4-13 4.3.15 Set DF Mode (S1600) 4-13 4.3.16 LOO Write-To-Read (LWR) 4-13 4.3.17 Sense Opte 4-13 4.3.18 Extended Sense (EXSNS) 4-13 4.3.19 Sense byte 4-15 4.3.20 Description of each sense byte 4-16 4.4 Microprogramming 4-20 4.4.1 General description 4-21 4.4.3 Interrupt processing 4-20 4.4.4 Servo control 4-21 4.4.5 Servo control 4-21 4.4.6 Formatter control 4-23 4.5.1 PCA 'WTA' Write circuit 4-23 4.5.2			File without data (BSF) 4-12
File with data (BSFD) 4-12 4.3.9 Write (WT) 4-12 4.3.10 Write Tape Mark (WTM) 4-12 4.3.11 Erase 4-12 4.3.10 Write Tape Mark (WTM) 4-12 4.3.11 Erase 4-12 4.3.12 Rewind (REW) 4-13 4.3.13 Unload (UNL) 4-13 4.3.14 Set CCR Mode (S6250) 4-13 4.3.15 Set PE Mode (S1600) 4-13 4.3.16 Loop Write-To-Read (LWR) 4-13 4.3.17 Sense byte 4-15 4.3.19 Sense byte 4-16 4.3.19 Sense byte 4-16 4.4 Microprogramming 4-20 4.4.2 Micro instructions 4-20 4.4.3 Interrupt processing 4-20 4.4.4 Sequence control 4-21 4.4.5 Strow control 4-23 4.5.1 PCA 'WR1' Write circuit 4-23 4.5.1 PCA 'WR1' Write circuit 4-37 4.5.5 PCA 'RA' Read pre-amplifier circuit 4-39 <td></td> <td>4.3.8</td> <td>Space File with data (SFD)/Backspace</td>		4.3.8	Space File with data (SFD)/Backspace
4.3.9 Write (WT) 4-12 4.3.10 Write Tape Mark (WTM) 4-12 4.3.11 Erase 4-12 4.3.12 Rewind (REW) 4-13 4.3.13 Unload (UNL) 4-13 4.3.14 Set GCR Mode (S6250) 4-13 4.3.15 Set DE Mode (S1600) 4-13 4.3.16 Loop Write-To-Read (LWR) 4-13 4.3.17 Sense (SNS) 4-13 4.3.18 Extended Sense (EXSNS) 4-13 4.3.19 Sense byte 4-16 4.3.19 Sense byte 4-16 4.4 Microprogramming 4-20 4.4.1 General description 4-20 4.4.3 Interrupt processing 4-20 4.4.4 Servo control 4-23 4.5 Servo control 4-23 4.5 Circuit Description 4-21 4.4.5 Formatter control 4-23 4.5.1 PCA 'WTA' Microprocessor 4-23 4.5.2 Interface control 4-23 4.5.3 Formatter 4-39			File with data (BSFD) 4-12
4.3.10 Write Tape Mark (WTM) 4-12 4.3.11 Erase 4.3.12 Revind (REW) 4.3.12 Rule of (Steven) 4-13 4.3.13 Unload (UNL) 4-13 4.3.14 Set CCR Mode (Ste50) 4-13 4.3.15 Set PE Mode (Ste50) 4-13 4.3.15 Set PE Mode (Ste50) 4-13 4.3.16 Loop Write-To-Read (LWR) 4-13 4.3.17 Sense (SNS) 4-13 4.3.18 Extended Sense (EXSNS) 4-13 4.3.19 Sense byte 4-16 4.4.3 Interrupt processing 4-20 4.4.4 Sequence control 4-20 4.4.5 Servo control 4-21 4.4.6 Formatter control 4-21 4.4.7 Interface control 4-22 4.4.6 Formatter control 4-23 4.5.1 PCA 'MRA' Write circuit 4-39 4.5.2 Interface 4-26 4.5.3 Formatter 4-26 4.5.4 CA 'MRA' Write circuit 4-39 4.5.6 PCA 'NRA' Read pre-amplifier circuit 4-39 4.5.6 PCA 'NRA' Read pre-amplifier circuit 4-39 4.5.7 Demodulator circuit 4-44 4.6.8 Ora 'SNA' Tape motion and other circuits 4-45		4.3.9	Write (WT) 4-12
4.3.11 Erse 4-13 4.3.12 Rewind (REW) 4-13 4.3.13 Unload (UNL) 4-13 4.3.14 Set GCR Mode (S6250) 4-13 4.3.15 Set FF Mode (S1600) 4-13 4.3.16 Loop Write-To-Read (LWR) 4-13 4.3.17 Sense (SNS) 4-13 4.3.18 Extended Sense (EXSNS) 4-13 4.3.19 Sense byte 4-13 4.3.19 Sense byte 4-16 4.4 Microprogramming 4-20 4.4.1 General description 4-20 4.4.3 Interrupt processing 4-20 4.4.4 Microprogramming 4-20 4.4.3 Interrupt processing 4-20 4.4.4 Sequence control 4-20 4.4.5 Servo control 4-21 4.6 Formatter control 4-23 4.5.1 PCA 'MPU' Microprocessor 4-23 4.5.2 Interface 4-26 4.5.4 PCA 'MPA' Write circuit 4-39 4.5.7 Demodulator circuit 4-39 4.5.6 PCA 'RDA' Read pre-amplifier circuit 4-39 4.5.7 Demodulator circuit 4-44 4.6.8 Origuration 4-44 4.6.9 Origuration 4-		4.3.10	Write Tape Mark (WTM) 4-12
4.3.12 Revind (REW) 4-13 4.3.13 Unload (UNL) 4-13 4.3.14 Set GCR Mode (S6250) 4-13 4.3.15 Set PE Mode (S1600) 4-13 4.3.16 Loop Write-To-Read (LWR) 4-13 4.3.17 Sense (SNS) 4-13 4.3.19 Sense byte 4-13 4.3.19 Sense byte 4-13 4.3.10 Loop Write-To-Read (LWR) 4-13 4.3.19 Sense byte 4-14 4.3.19 Sense byte 4-15 4.3.20 Description of each sense byte 4-16 4.4.1 General description 4-20 4.4.2 Micro instructions 4-20 4.4.3 Interrupt processing 4-20 4.4.4 Sequence control 4-21 4.4.5 Servo control 4-23 4.5 Circuit Description 4-23 4.5.1 PCA 'MPU' Microprocessor 4-23 4.5.2 Interface 4-26 4.5.3 Formatter 4-37 4.5.4 PCA 'WRA' Read pre-amplifier circuit 4-37 4.5.5 PCA 'RPA' Read circuit 4-39 4.5.6 PCA 'RPA' Read circuit 4-42 4.5.8 PCA 'SNA' Tape motion and other circuits 4-44 4		4.3.11	Erase
4.3.13 Unload (UNL) 4-13 4.3.14 Set GCR Mode (S6250) 4-13 4.3.15 Set PF Mode (S1600) 4-13 4.3.16 Loop Write-To-Read (LWR) 4-13 4.3.17 Sense (SNS) 4-13 4.3.19 Sense byte 4-13 4.3.19 Sense byte 4-13 4.3.19 Sense byte 4-14 4.3.19 Sense byte 4-15 4.3.20 Description of each sense byte 4-16 4.4 Microprogramming 4-20 4.4.1 General description 4-20 4.4.2 Micro instructions 4-20 4.4.3 Interrupt processing 4-20 4.4.4 Sequence control 4-21 4.4.5 Servo control 4-21 4.4.6 Formatter control 4-22 4.5.1 PCA 'MPU' Microprocessor 4-23 4.5.1 PCA 'WTA' Write circuit 4-37 4.5.5 PCA 'RDA' Read pre-amplifier circuit 4-39 4.5.6 PCA 'RDA' Tape motion and other circuits 4-42 4.5.8 PCA 'SVA' Tape motion and other circuits 4-44 4.5.1 PCA 'RDA' Tape motion and other circuits 4-44 4.6.1 Oulline 4-48 4.6.2 Configurat		4.3.12	Rewind (REW) 4-13
4.3.14 Set CCR Mode (S6200) 4-13 4.3.15 Set PE Mode (S1600) 4-13 4.3.16 Loop Write-To-Read (LWR) 4-13 4.3.17 Sense (SNS) 4-13 4.3.18 Extended Sense (EXSNS) 4-13 4.3.19 Sense byte 4-15 4.3.20 Description of each sense byte 4-16 4.4.11 General description 4-20 4.4.2 Microprogramming 4-20 4.4.3 Interrupt processing 4-20 4.4.4 Sequence control 4-20 4.4.5 Serve control 4-21 4.6 Formatter control 4-23 4.5 Serve control 4-23 4.5.1 PCA 'MPU' Microprocessor 4-23 4.5.2 Interface 4-23 4.5.3 Formatter 4-23 4.5.4 CA 'WTA' Macroprocessor 4-23 4.5.5 PCA 'RPA' Read circuit 4-39 4.5.6 PCA 'RPA' Tape motion and other circuit 4-42 4.5.8 PCA 'SVA' Tape motion and other circuits 4-44 4.6.1 Outline 4-44 4.6.2 Configuration 4-44 4.6.2 Configuration 4-44 4.6.4 4.6.2 Configura		4.3.13	Unload (UNL) 4-13
4.3.15 Set PE Mode (S1600) 4-13 4.3.16 Loop Write-To-Read (LWR) 4-13 4.3.17 Sense (SNS) 4-13 4.3.18 Extended Sense (EXSNS) 4-13 4.3.19 Sense byte 4-16 4.3.20 Description of each sense byte 4-16 4.4 Mcroprogramming 4-20 4.4.1 General description 4-20 4.4.2 Micro instructions 4-20 4.4.3 Interrupt processing 4-20 4.4.4 Sequence control 4-21 4.4.5 Serve control 4-21 4.4.6 Formatter control 4-23 4.5.1 FCA 'MCU' Microprocessor 4-23 4.5.1 Interface control 4-23 4.5.2 Interface 4-26 4.5.3 Formatter 4-27 4.5.4 PCA 'WTA' Write circuit 4-37 4.5.5 PCA 'RAA' Read pre-amplifier circuit 4-39 4.5.6 PCA 'WTA' Tape motion and other circuits 4-44 4.5.8 PCA 'WTA' Tape motion and other circuits 4-44 4.5.8 PCA 'NA' Tape motion and other circuits 4-45 4.5.9 Operations 4-46 4.6.1 Outline 4-48 4.6.2 Configuration<		4.3.14	Set GCR Mode (\$6250) 4-13
4.3.16 Loop Write-To-Read (LWR) 4-13 4.3.17 Sense (SNS) 4-13 4.3.18 Extended Sense (EXSNS) 4-13 4.3.19 Sense byte 4-16 4.3.20 Description of each sense byte 4-16 4.4< Microprogramming		4.3.15	Set PE Mode (\$1600) 4-13
4.3.17 Sense (SNS) 4-13 4.3.18 Extended Sense (EXSNS) 4-13 4.3.19 Sense byte 4-13 4.3.19 Sense byte 4-13 4.3.19 Sense byte 4-16 4.4.1 General description of each sense byte 4-16 4.4.1 General description 4-20 4.4.1 General description 4-20 4.4.2 Micro instructions 4-20 4.4.3 Interrupt processing 4-20 4.4.4 Sequence control 4-21 4.4.5 Serve control 4-21 4.4.6 Formatter control 4-23 4.5 Clrcuit Description 4-23 4.5.1 PCA 'MRU' Write circuit 4-23 4.5.2 Interface 4-26 4.5.3 Formatter 4-27 4.5.4 PCA 'WRA' Write circuit 4-39 4.5.5 PCA 'RPA' Read pre-amplifier circuit 4-39 4.5.6 PCA 'RDA' Tape motion and other circuits 4-44 4.5.8 PCA 'SVA' Tape motion and other circuits 4-45 4.6 POWER SUPPLY UNIT 4-48 4.6.1 Outline 4-44 4.5.2 Configuration 4-44 4.5.3 Operations 4-49		4.3.16	Loop Write-To-Read (LWR) 4-13
4.3.18 Extended Sense (EXSNS) 4-13 4.3.19 Sense byte 4-13 4.3.19 Sense byte 4-15 4.3.20 Description of each sense byte 4-16 4.4 Microprogramming 4-20 4.4.1 General description 4-20 4.4.2 Micro instructions 4-20 4.4.3 Interrupt processing 4-20 4.4.4 Sequence control 4-21 4.4.5 Servo control 4-21 4.4.6 Formatter control 4-23 4.5.1 PCA 'MPU' Microprocessor 4-23 4.5.2 Interface 4-27 4.5.4 PCA 'MPU' Write circuit 4-37 4.5.5 PCA 'RA' Read pre-amplifier circuit 4-39 4.5.6 PCA 'RA' Read pre-amplifier circuit 4-39 4.5.6 PCA 'RA' Read circuit 4-44 4.5.8 PCA 'SVA' Tape motion and other circuits 4-45 4.6 POWER SUPPLY UNIT 4-48 4.6.1 Outline 4-44 4.6.2 Configuration 4-44 4.6.3 Operations 4-49 4.7 CONVERSION INSTRUCTION (M244XA => M244XAC) 4-50 4.7.1 Interface line terminator 4-50 4.7.2 Drive address & bus parity c		4.3.17	Sense (SNS) 4-13
4.3.19 Sense byte 4-15 4.3.20 Description of each sense byte 4-16 4.4.3 Microprogramming 4-20 4.4.1 General description 4-20 4.4.2 Micro instructions 4-20 4.4.3 Interrupt processing 4-20 4.4.4 Sequence control 4-20 4.4.5 Servo control 4-21 4.4.6 Formatter control 4-21 4.4.7 Interface control 4-23 4.5.1 PCA 'MPU' Microprocessor 4-23 4.5.2 Interface 4-26 4.5.3 Formatter 4-27 4.5.4 PCA 'MPU' Write circuit 4-37 4.5.5 PCA 'RPA' Write circuit 4-37 4.5.6 PCA 'SNA' Write circuit 4-39 4.5.7 Demodulator circuit 4-42 4.5.8 PCA 'SVA' Tape motion and other circuits 4-42 4.5.8 PCA 'SNA' Tape motion and other circuit 4-48 4.6.1 Outline 4-48 4.6.2 Configuration 4-49 4.6.4 Voltage adjustment 4-49 4.6.4 Voltage adjustment 4-49 4.6.4 Voltage adjustment 4-50 4.7.2 Drive address & bus parity check setting 4-50		4.3.18	Extended Sense (EXSNS) 4-13
4.3.20 Description of each sense byte 4-16 4.4. Microprogramming 4-20 4.4.1 General description 4-20 4.4.2 Micro instructions 4-20 4.4.3 Interrupt processing 4-20 4.4.4 Sequence control 4-20 4.4.5 Servo control 4-21 4.4.6 Formatter control 4-21 4.4.7 Therface control 4-23 4.5.1 PCA 'MPU' Microprocessor 4-23 4.5.2 Interface 4-23 4.5.3 Formatter 4-27 4.5.4 PCA 'WTA' Write circuit 4-39 4.5.5 FCA 'RAA' Read pre-amplifier circuit 4-39 4.5.6 PCA 'RAA' Read circuit 4-39 4.5.7 Demodulator circuit 4-44 4.5.8 PCA 'SVA' Tape motion and other circuits 4-44 4.6.1 Outline 4-48 4.6.2 Onfiguration 4-49 4.6.4 Voltage adjustment 4-49 4.6.4 Voltage adjustment 4-50 4.7.1 Interface line terminator 4-50 4.7.2 Drive address 6 bus parity check setting 4-50 4.7.4 Buffer parameter setting 4-50 4.7.4 Buffer parameter setting		4.3.19	Sense byte 4-15
4.4 Microprogramming 4-20 4.4.1 General description 4-20 4.4.2 Micro instructions 4-20 4.4.3 Interrupt processing 4-20 4.4.4 Sequence control 4-20 4.4.5 Servo control 4-21 4.4.6 Formatter control 4-21 4.4.7 Interface control 4-23 4.5.1 PCA 'MPU' Microprocessor 4-23 4.5.2 Interface 4-26 4.5.3 Formatter 4-26 4.5.4 PCA 'WTA' Write circuit 4-23 4.5.5 FCA 'WTA' Write circuit 4-37 4.5.5 PCA 'WTA' Write circuit 4-39 4.5.6 PCA 'WTA' Tape motion and other circuit 4-42 4.5.8 PCA 'RDA' Tape motion and other circuits 4-44 4.6.1 Outline 4-44 4.6.2 Configuration 4-44 4.6.3 Operations 4-49 4.6.4 Voltage adjustment 4-49 4.6.4 Voltage adjustment 4-49 4.7.2		4.3.20	Description of each sense byte 4-16
4.4.1 General description 4-20 4.4.2 Micro instructions 4-20 4.4.3 Interrupt processing 4-20 4.4.4 Sequence control 4-20 4.4.5 Servo control 4-21 4.4.6 Formatter control 4-21 4.4.7 Interface control 4-21 4.4.6 Formatter control 4-23 4.5.1 PCA 'MPU' Microprocessor 4-23 4.5.2 Interface 4-26 4.5.3 Formatter 4-26 4.5.5 PCA 'RPA' Write circuit 4-37 4.5.5 PCA 'RPA' Read pre-amplifier circuit 4-39 4.5.6 PCA 'RDA' Read circuit 4-42 4.5.8 PCA 'SVA' Tape motion and other circuits 4-45 4.6 Outline 4-48 4.6.1 Outline 4-48 4.6.2 Configuration 4-49 4.6.4 Voltage adjustment 4-49 4.6.4 Voltage adjustment 4-50 4.7.1 Interface line terminator 4-50 4.7.2 Drive address & bus parity check setting 4-50 4.7.3 PCA Location and cable connection 4-51 4.8.1 General description 4-51 4.8.2 Buffer adapter features		4.4 Mie	croprogramming 4-20
4.4.2 Micro instructions 4-20 4.4.3 Interrupt processing 4-20 4.4.4 Sequence control 4-20 4.4.5 Servo control 4-21 4.4.6 Formatter control 4-21 4.4.7 Interface control 4-23 4.5 Circuit Description 4-23 4.5.1 PCA 'MPU' Microprocessor 4-23 4.5.2 Interface 4-26 4.5.3 Formatter 4-27 4.5.4 PCA 'WTA' Microprocessor 4-23 4.5.5 PCA 'RA' Read pre-amplifier circuit 4-37 4.5.5 PCA 'RA' Read circuit 4-39 4.5.6 PCA 'RA' Read circuit 4-42 4.5.8 PCA 'SUA' Tape motion and other circuits 4-42 4.5.8 PCA 'SUA' Tape motion and other circuits 4-48 4.6.1 Outline 4-48 4.6.2 Configuration 4-48 4.6.4 Voltage adjustment 4-49 4.64 4.64 4.6.1 Outlate on and		4.4.1	General description 4-20
4.4.3 Interrupt processing 4-20 4.4.4 Sequence control 4-20 4.4.5 Servo control 4-21 4.4.6 Formatter control 4-21 4.4.7 Interface control 4-23 4.5 Circuit Description 4-23 4.5 Ircuit Description 4-23 4.5.1 PCA 'MPU' Microprocessor 4-23 4.5.2 Interface 4-26 4.5.3 Formatter 4-27 4.5.4 PCA 'WTA' Write circuit 4-37 4.5.5 PCA 'RA' Read pre-amplifier circuit 4-39 4.5.6 PCA 'RDA' Tape motion and other circuits 4-42 4.5.8 PCA 'SVA' Tape motion and other circuits 4-44 4.6 Outline 4-44 4.6 Outline 4-44 4.6.2 Configuration 4-44 4.6.3 Operations 4-49 4.6.4 Voltage adjustment 4-49 4.6.4 Voltage adjustment 4-50 4.7.1 Interface 4-50 4.7.2 Driv		4.4.2	Micro instructions 4-20
4.4.4 Sequence control 4-20 4.4.5 Servo control 4-21 4.4.6 Formatter control 4-21 4.4.7 Interface control 4-21 4.4.7 Interface control 4-23 4.5 Circuit Description 4-23 4.5.1 PCA 'MPU' Microprocessor 4-23 4.5.2 Interface 4-26 4.5.3 Formatter 4-27 4.5.4 PCA 'WTA' Write circuit 4-37 4.5.5 PCA 'RPA' Read pre-amplifier circuit 4-39 4.5.6 PCA 'RDA' Read circuit 4-39 4.5.7 Demodulator circuit 4-42 4.5.8 PCA 'SVA' Tape motion and other circuits 4-42 4.5.8 PCA 'SVA' Tape motion and other circuits 4-42 4.5.6 PCA 'RDA' Tape motion and other circuits 4-42 4.5.7 Demodulator circuit 4-48 4.6.1 Outline 4-48 4.6.2 Configuration 4-48 4.6.3 Operations 4-49 4.6.4 Voltage adjustment 4-49 4.7.1 Interface line terminator 4-50 4.7.2 Drive address & bus parity check setting 4-50 4.7.1 Suffer parameter setting 4-50 4.7.2 Dr		4.4.3	Interrupt processing 4-20
4.4.5 Servo control 4-21 4.4.6 Formatter control 4-21 4.4.7 Interface control 4-23 4.5 Circuit Description 4-23 4.5 Circuit Description 4-23 4.5.1 PCA 'MPU' Microprocessor 4-23 4.5.2 Interface 4-24 4.5.3 Formatter 4-27 4.5.4 PCA 'WTA' Write circuit 4-37 4.5.5 PCA 'WTA' Read pre-amplifier circuit 4-39 4.5.6 PCA 'RDA' Read circuit 4-39 4.5.7 Demodulator circuit 4-43 4.5.8 PCA 'SVA' Tape motion and other circuits 4-44 4.6.1 Outline 4-44 4.6.1 Outline 4-44 4.6.2 Configuration 4-44 4.6.3 Operations 4-49 4.6.4 Voltage adjustment 4-49 4.6.4 Voltage adjustment 4-49 4.7 CONVERSION INSTRUCTION (M244XA => M244XAC) 4-50 4.7.1 Interface 4-50 4.7.3		4.4.4	Sequence control 4-20
4.4.6 Formatter control 4-21 4.4.7 Interface control 4-23 4.5 Circuit Description 4-23 4.5.1 PCA 'MPU' Microprocessor 4-23 4.5.2 Interface 4-26 4.5.3 Formatter 4-27 4.5.4 PCA 'MTA' Write circuit 4-37 4.5.5 FCA 'RPA' Read pre-amplifier circuit 4-39 4.5.6 PCA 'NDA' Read circuit 4-39 4.5.7 Demodulator circuit 4-42 4.5.8 PCA 'SVA' Tape motion and other circuits 4-44 4.5.8 PCA 'SVA' Tape motion and other circuits 4-44 4.6.1 Outline 4-48 4.6.2 Configuration 4-49 4.6.3 Operations 4-49 4.6.4 Voltage adjustment 4-49 4.6.4 Voltage adjustment 4-49 4.7 CONVERSION INSTRUCTION (M244XA => M244XAC) 4-50 4.7.1 Interface line terminator 4-50 4.7.2 Drive address & bus parity check setting 4-50 4.7.3 PCA location and cable connection 4-50 4.7.4 Buffer parameter setting 4-51 4.8.1 General description 4-51 4.8.2 Buffer adapter features 4-51		4.4.5	Servo control 4-21
4.4.7 Interface control 4-23 4.5 Circuit Description 4-23 4.5.1 PCA 'MPU' Microprocessor 4-23 4.5.2 Interface 4-26 4.5.3 Formatter 4-27 4.5.4 PCA 'WTA' Write circuit 4-37 4.5.5 PCA 'WTA' Read pre-amplifier circuit 4-39 4.5.6 PCA 'RDA' Read circuit 4-39 4.5.7 Demodulator circuit 4-42 4.5.8 PCA 'SVA' Tape motion and other circuits 4-44 4.6.1 Outline 4-44 4.6.1 Outline 4-48 4.6.2 Configuration 4-48 4.6.3 Operations 4-49 4.7 CONVERSION INSTRUCTION (M244XA => M244XAC) 4-50 4.7.1 Interface line terminator 4-50 4.7.2 Buffer parameter setting 4-51 4.8.1 General description 4-51 4.8.1 General description 4-51 4.8.2 Buffer adapter features 4-51 4.8.3 Interface 4-53 <t< td=""><td></td><td>4.4.6</td><td>Formatter control 4-21</td></t<>		4.4.6	Formatter control 4-21
4.5 Circuit Description 4-23 4.5.1 PCA 'MPU' Microprocessor 4-23 4.5.2 Interface 4-26 4.5.3 Formatter 4-27 4.5.4 PCA 'WTA' Write circuit 4-37 4.5.5 PCA 'RPA' Read pre-amplifier circuit 4-39 4.5.6 PCA 'RDA' Read circuit 4-39 4.5.7 Demodulator circuit 4-43 4.5.8 PCA 'SVA' Tape motion and other circuits 4-44 4.5.8 PCA 'SVA' Tape motion and other circuits 4-44 4.6.1 Outline 4-48 4.6.1 Outline 4-48 4.6.2 Configuration 4-48 4.6.3 Operations 4-49 4.6.4 Voltage adjustment 4-49 4.7 CONVERSION INSTRUCTION (M244XA => M244XAC) 4-50 4.7.1 Interface line terminator 4-50 4.7.2 Drive address & bus parity check setting 4-50 4.7.3 PCA location and cable connection 4-50 4.7.4 Buffer parameter setting 4-51 4.8.1		4.4.7	Interface control 4-23
4.5.1 PCA 'MPU' Microprocessor		4.5 Ci	rcuit Description 4-23
4.5.2 Interface 4-26 4.5.3 Formatter 4-27 4.5.4 PCA 'WTA' Write circuit 4-37 4.5.5 PCA 'RDA' Read pre-amplifier circuit 4-39 4.5.6 PCA 'RDA' Tape motion and other circuits 4-42 4.5.8 PCA 'SVA' Tape motion and other circuits 4-42 4.5.8 PCA 'SVA' Tape motion and other circuits 4-44 4.6.1 Outline 4-48 4.6.1 Outline 4-48 4.6.2 Configuration 4-48 4.6.3 Operations 4-49 4.6.4 Voltage adjustment 4-49 4.6.4 Voltage adjustment 4-49 4.6.1 Interface line terminator 4-49 4.6.2 Configuration and cable connection 4-50 4.7.1 Interface line terminator 4-50 4.7.2 Drive address & bus parity check setting 4-50 4.7.3 PCA location and cable connection 4-50 4.7.4 Buffer parameter setting 4-50 4.8.1 General description 4-51 4		4.5.1	PCA 'MPU' Microprocessor 4-23
4.5.3 Formatter 4-27 4.5.4 PCA 'WTA' Write circuit 4-37 4.5.5 PCA 'RPA' Read pre-amplifier circuit 4-39 4.5.6 PCA 'RDA' Read circuit 4-39 4.5.7 Demodulator circuit 4-42 4.5.8 PCA 'SVA' Tape motion and other circuits 4-42 4.5.8 PCA 'SVA' Tape motion and other circuits 4-44 4.6.1 Outline 4-48 4.6.2 Configuration 4-48 4.6.3 Operations 4-49 4.6.4 Voltage adjustment 4-49 4.7 CONVERSION INSTRUCTION (M244XA => M244XAC) 4-49 4.7.1 Interface line terminator 4-50 4.7.2 Drive address & bus parity check setting 4-50 4.7.3 PCA location and cable connection 4-50 4.7.4 Buffer parameter setting 4-51 4.8.1 General description 4-51 4.8.2 Buffer adapter features 4-51 4.8.3 Interface 4-53 4.8.4 Command Operation 4-54 4.8.5 <td></td> <td>4.5.2</td> <td>Interface</td>		4.5.2	Interface
4.5.4 PCA 'WTA' Write circuit		4.5.3	Formatter 4-27
4.5.5 PCA 'RPA' Read pre-amplifier circuit		4.5.4	PCA 'WTA' Write circuit 4-37
4.5.6 PCA 'RDA' Read circuit		4.5.5	PCA 'RPA' Read pre-amplifier circuit 4-39
4.5.7 Demodulator circuit		4.5.6	PCA 'RDA' Read circuit 4-39
4.5.8 PCA 'SVA' Tape motion and other circuits		4.5.7	Demodulator circuit 4-42
4.6 POWER SUPPLY UNIT 4-48 4.6.1 Outline 4-48 4.6.2 Configuration 4-48 4.6.3 Operations 4-49 4.6.4 Voltage adjustment 4-49 4.7 CONVERSION INSTRUCTION (M244XA => M244XAC) 4-49 4.7 CONVERSION INSTRUCTION (M244XA => M244XAC) 4-50 4.7.1 Interface line terminator 4-50 4.7.2 Drive address & bus parity check setting 4-50 4.7.3 PCA location and cable connection 4-50 4.7.4 Buffer parameter setting 4-50 4.7.4 Buffer adapter features 4-51 4.8.1 General description 4-51 4.8.2 Buffer adapter features 4-51 4.8.3 Interface 4-53 4.8.4 Command Operation 4-54 4.8.5 Sense Byte 4-54 4.8.6 Error Recovery 4-54 4.8.7 Buffer Parameter and Drive Address Setting 4-59 CHAPTER 5 TROUBLESHOOTING 5-1 Power on Trouble (Figure 5.1.) 5-2		4.5.8	PCA 'SVA' Tape motion and other circuits 4-45
4.6.1 Outline 4-48 4.6.2 Configuration 4-48 4.6.3 Operations 4-49 4.6.4 Voltage adjustment 4-49 4.7 CONVERSION INSTRUCTION (M244XA => M244XAC) 4-50 4.7.1 Interface line terminator 4-50 4.7.2 Drive address & bus parity check setting 4-50 4.7.3 PCA location and cable connection 4-50 4.7.4 Buffer parameter setting 4-50 4.7.4 Buffer parameter setting 4-50 4.8.1 General description 4-51 4.8.2 Buffer adapter features 4-51 4.8.3 Interface 4-53 4.8.4 Command Operation 4-57 4.8.5 Sense Byte 4-54 4.8.6 Error Recovery 4-57 4.8.7 Buffer Parameter and Drive Address Setting 4-59 CHAPTER 5 TROUBLESHOOTING 5-1 Power on Trouble (Figure 5.1.) 5-2 5-4		4.6 PO	WER SUPPLY UNIT
4.6.2 Configuration 4-48 4.6.3 Operations 4-49 4.6.4 Voltage adjustment 4-49 4.6.5 CONVERSION INSTRUCTION (M244XA => M244XAC) 4-50 4.7 CONVERSION INSTRUCTION (M244XA => M244XAC) 4-50 4.7.1 Interface line terminator 4-50 4.7.2 Drive address & bus parity check setting 4-50 4.7.3 PCA location and cable connection 4-50 4.7.4 Buffer parameter setting 4-50 4.7.4 Buffer adapter features 4-51 4.8.1 General description 4-51 4.8.2 Buffer adapter features 4-51 4.8.3 Interface 4-53 4.8.4 Command Operation 4-54 4.8.5 Sense Byte 4-54 4.8.6 Error Recovery 4-57 4.8.7 Buffer Parameter and Drive Address Setting 4-59 CHAPTER 5 TROUBLESHOOTING 5-1 Power on Trouble (Figure 5.1.) 5-2 Trouble in Operation (Figure 5.2) 5-4		4.6.1	Outline
4.6.3 Operations 4-49 4.6.4 Voltage adjustment 4-49 4.7 CONVERSION INSTRUCTION (M244XA => M244XAC) 4-50 4.7.1 Interface line terminator 4-50 4.7.2 Drive address & bus parity check setting 4-50 4.7.3 PCA location and cable connection 4-50 4.7.4 Buffer parameter setting 4-50 4.8.1 General description 4-51 4.8.1 General description 4-51 4.8.2 Buffer adapter features 4-51 4.8.3 Interface 4-53 4.8.4 Command Operation 4-54 4.8.5 Sense Byte 4-54 4.8.7 Buffer Parameter and Drive Address Setting 4-57 4.8.7 Buffer Parameter and Drive Address Setting 5-1 Power on Trouble (Figure 5.1.) 5-2 5-4		4.6.2	Configuration 4-48
4.6.4 Voltage adjustment 4-49 4.7 CONVERSION INSTRUCTION (M244XA => M244XAC) 4-50 4.7.1 Interface line terminator 4-50 4.7.2 Drive address & bus parity check setting 4-50 4.7.3 PCA location and cable connection 4-50 4.7.4 Buffer parameter setting 4-50 4.8 Buffer adapter features 4-51 4.8.1 General description 4-51 4.8.2 Buffer adapter features 4-51 4.8.3 Interface 4-53 4.8.4 Command Operation 4-54 4.8.5 Sense Byte 4-54 4.8.6 Error Recovery 4-57 4.8.7 Buffer Parameter and Drive Address Setting 4-59 CHAPTER 5 TROUBLESHOOTING 5-1 Power on Trouble (Figure 5.1.) 5-2 5-4		4.6.3	Uperations
4.7 CONVERSION INSTRUCTION (M244AA => M244AC) 4-50 4.7.1 Interface line terminator 4-50 4.7.2 Drive address & bus parity check setting 4-50 4.7.3 PCA location and cable connection 4-50 4.7.4 Buffer parameter setting 4-50 4.8 BUFFER ADAPTER 4-51 4.8.1 General description 4-51 4.8.2 Buffer adapter features 4-51 4.8.3 Interface 4-53 4.8.4 Command Operation 4-54 4.8.5 Sense Byte 4-54 4.8.6 Error Recovery 4-57 4.8.7 Buffer Parameter and Drive Address Setting 4-59 CHAPTER 5 TROUBLESHOOTING 5-1 Power on Trouble (Figure 5.1.) 5-2 5-4		4.0.4	Voltage adjustment 4-49
4.7.1 Interface line terminator 4-50 4.7.2 Drive address & bus parity check setting 4-50 4.7.3 PCA location and cable connection 4-50 4.7.4 Buffer parameter setting 4-50 4.7.4 Buffer parameter setting 4-50 4.8.1 General description 4-51 4.8.2 Buffer adapter features 4-51 4.8.3 Interface 4-51 4.8.4 Command Operation 4-54 4.8.5 Sense Byte 4-54 4.8.6 Error Recovery 4-57 4.8.7 Buffer Parameter and Drive Address Setting 4-59 CHAPTER 5 TROUBLESHOOTING 5-1 Power on Trouble (Figure 5.1.) 5-2 5-4		4.7 00	NVERSION INSTRUCTION (M244XA \Rightarrow M244XAC)
4.7.2 Drive address & bus parity check setting		4.7.1	Interface line terminator
4.7.4 Buffer parameter setting 4-50 4.8 BUFFER ADAPTER 4-51 4.8.1 General description 4-51 4.8.2 Buffer adapter features 4-51 4.8.3 Interface 4-53 4.8.4 Command Operation 4-54 4.8.5 Sense Byte 4-54 4.8.6 Error Recovery 4-57 4.8.7 Buffer Parameter and Drive Address Setting 4-59 CHAPTER 5 TROUBLESHOOTING 5-1 Power on Trouble (Figure 5.1.) 5-2 Trouble in Operation (Figure 5.2) 5-4		4.7.2	PCA logation and only connection (-50
4.8 BUFFER ADATER 4-51 4.8.1 General description 4-51 4.8.2 Buffer adapter features 4-51 4.8.3 Interface 4-53 4.8.4 Command Operation 4-54 4.8.5 Sense Byte 4-54 4.8.6 Error Recovery 4-57 4.8.7 Buffer Parameter and Drive Address Setting 4-59 CHAPTER 5 TROUBLESHOOTING 5-1 Power on Trouble (Figure 5.1.) 5-2 Trouble in Operation (Figure 5.2) 5-4		4.7.5	Buffer parameter cotting
4.8.1 General description 4-51 4.8.2 Buffer adapter features 4-51 4.8.3 Interface 4-53 4.8.4 Command Operation 4-54 4.8.5 Sense Byte 4-54 4.8.6 Error Recovery 4-57 4.8.7 Buffer Parameter and Drive Address Setting 4-59 CHAPTER 5 TROUBLESHOOTING 5-1 Power on Trouble (Figure 5.1.) 5-2 Trouble in Operation (Figure 5.2) 5-4		4./.4	FEED ADADTED
4.8.1 Buffer destription 4-51 4.8.2 Buffer dapter features 4-51 4.8.3 Interface 4-53 4.8.4 Command Operation 4-54 4.8.5 Sense Byte 4-54 4.8.6 Error Recovery 4-57 4.8.7 Buffer Parameter and Drive Address Setting 4-59 CHAPTER 5 TROUBLESHOOTING 5-1 Power on Trouble (Figure 5.1.) 5-2 5-4		4.0 50	Ceneral description (-51
4.8.1 Interface 4-53 4.8.3 Interface 4-53 4.8.4 Command Operation 4-54 4.8.5 Sense Byte 4-54 4.8.6 Error Recovery 4-57 4.8.7 Buffer Parameter and Drive Address Setting 4-59 CHAPTER 5 TROUBLESHOOTING 5-1 Power on Trouble (Figure 5.1.) 5-2 Trouble in Operation (Figure 5.2) 5-4		4.8.1	Buffer adapter features (4-51
4.8.4 Command Operation 4-54 4.8.5 Sense Byte 4-54 4.8.6 Error Recovery 4-57 4.8.7 Buffer Parameter and Drive Address Setting 4-59 CHAPTER 5 TROUBLESHOOTING 5-1 Power on Trouble (Figure 5.1.) 5-2 Trouble in Operation (Figure 5.2) 5-4		4.8.2	Interface /_52
4.8.5 Sense Byte 4-54 4.8.6 Error Recovery 4-57 4.8.7 Buffer Parameter and Drive Address Setting 4-59 CHAPTER 5 TROUBLESHOOTING 5-1 Power on Trouble (Figure 5.1.) 5-2 Trouble in Operation (Figure 5.2) 5-4		4.8 /	Command Operation 4-54
4.8.6 Error Recovery 4-57 4.8.7 Buffer Parameter and Drive Address Setting 4-57 CHAPTER 5 TROUBLESHOOTING 5-1 Power on Trouble (Figure 5.1.) 5-2 5-4		4.8 5	Sence Rute
4.8.7 Buffer Parameter and Drive Address Setting 4-59 CHAPTER 5 TROUBLESHOOTING 5-1 Power on Trouble (Figure 5.1.) 5-2 Trouble in Operation (Figure 5.2) 5-4		4.8.6	Error Recovery
CHAPTER 5 TROUBLESHOOTING		4.87	Buffer Parameter and Drive Address Satting 4-50
CHAPTER 5 TROUBLESHOOTING		4.0.1	Sorrer rarameter and prive Address Setting
Power on Trouble (Figure 5.1.)	CHAPTER	5 178	OUBLESHOOTING
Trouble in Operation (Figure 5.2)	J 1 DK	Power on	Trouble (Figure 5.1.)
		Trouble	in Operation (Figure 5.2) $5-4$
MAP 1100 Load check code L1 to L4		MAP 1100	Load check code L1 to L4
MAP 1110 Fault Symptom Codes 8010 to 88A0 5-6		MAP 1110	Fault Symptom Codes 8010 to 88A0 5-6

v

v

	MAP	1111	Fault Symptom Codes 88A1 to 88B1 5	5-7
	MAP	1112	Fault Symptom Codes 88B2 to 88BB 5	5-8
	MAP	1200	Fault Symptom Codes Al00 5	5-9
	MAP	1210	Fault Symptom Codes B100 to B420 5	5-10
	MAP	1220	Fault Symptom Codes COO2 to C114 5	5-11
	MAP	1230	Fault Symptom Codes C120 to C208 5	5-12
	MAP	1240	Fault Symptom Codes C210 to C400 5	5-13
	MAP	1250	Fault Symptom Codes C410 to C804 5	5-14
	MAP	1260	Fault Symptom Codes C805 to C820 5	5-15
	MAP	1270	Fault Symptom Codes C840 to C9E4	5-16
	MAP	1280	Fault Symptom Codes C9E7 to CA7X	5-17
	MAP	1290	Fault Symptom Codes CA8X to CD20	5-18
	MAP	1300	Fault Symptom Codes CD30 to CE2D	5-19
	MAP	1310	Fault Symptom Codes CE31 to CE41	5-20
	MAP	1320	Fault Symptom Codes CE42 to CEF5	5-21
	MAP	1330	Fault Symptom Codes CF01 to CF73	5-22
	MAD	13/0	Fault Symptom Codes D010 to D022	5-23
	MAD	1350	Fault Symptom Codes D010 to D022	5-24
	MAD	1360	Fault Symptom Codes D022 to D220 first first first 5	5-25
	MAD	1270	Fault Symptom Codes D222 to D420	5-26
	MAD	1370	Fault Symptom Codes E002 to E0040	5-27
	MAP	1200	Fault Symptom Codes E002 to E204	5-29
	MAP	1390	Fault Symptom Codes E205 to E206	5 20
	MAP	1400	Fault Symptom Codes E206 to E200	5 20
	MAP	1410	Fault Symptom Codes E210 to E210	5-30
	MAP	1420	Fault Symptom Codes E220 to E242	5-31
	MAP	1430	Fault Symptom Codes E244 to E282	5-32
	MAP	1440	Fault Symptom Codes E284 to E310	
	MAP	1450	Fault Symptom Codes E318 to E31C	5-34
	MAP	1460	Fault Symptom Codes E320 to E368	5-35
	MAP	1470	Fault Symptom Codes E380 to E41C	5-36
	MAP	1480	Fault Symptom Codes E420 to E4E9	5-37
	MAP	1490	Fault Symptom Codes F001 to F200	5-38
	MAP	1500	Fault Symptom Codes F300 to FF005	5-39
CHAPTER	26	MA	INTENANCE	6-1
	REP	1000	REPLACEMENT, CHECK AND ADJUSTMENT	6-2
	REP	1010	GENERAL PRECAUTIONS	6-3
	REP	1050	MAGNETIC TAPE PANEL OPENING/CLOSING	6-4
	REP	1100	PCA REPLACEMENT (GENERAL)	6-5
	REP	1110	PCA 'RPA' REPLACEMENT	6-6
	REP	1120	PCA WTA' REPLACEMENT	6-7
	REP	1130	PCA 'IFC' REPLACEMENT	6-8
	REP	1135	PCA 'MPII' REPLACEMENT	6-9
	DFD	1140	PCA 'PDA' PEPI ACEMENT	6-10
	DED	1150	DCA 'SVA' DEDI ACEMENT	6-10
	DED	1140		4 1 2
	DED	1000	POWED SWITCH DEDIACEMENT	4 12
	DED	1200		4 14
	REP	1210		0-14
	REP	1220		0-15
	REP	1180		0-16
	REP	1240	READ/WRITE HEAD REPLACEMENT	6-17
	REP	1300	REEL MOTOR ASSEMBLY REPLACEMENT	6-18
	REP	1310	REEL HUB ASSEMBLY REPLACEMENT/ADJUSTMENT	6-19
	REP	1320	MACHINE REEL REPLACEMENT	6-20
	REP	1330	REEL TACHO REPLACEMENT	6-21
	REP	1340	RIGHT/LEFT FAN REPLACEMENT	6-22
	REP	1350	GUIDE REPLACEMENT	6-23
	REP	1370	SHIELD BLOCK REPLACEMENT	6-24
	REP	1380	LOADING FAN REPLACEMENT	6-25

	DED	1300	WDITE ENABLE SENSOD DEDLACEMENT	4 94
	REP	1390		0-20
	REP	1400		6-27
	REP	1410	TENSION SENSOR ASSEMBLY REPLACEMENT	6-28
	REP	1420	IDLER TACHO ASSEMBLY REPLACEMENT	6-29
	REP	1430	OPERATOR PANEL REPLACEMENT	6-30
	REP	1440	FILTER REPLACEMENT	6-31
	REP	1500	POWER SUPPLY REPLACEMENT	6-32
	REP	2010	OUTPUT VOLTAGE CHECK AND ADJUSTMENT	6-33
	REP	2110	AZIMUTH CHECK AND ADJUSTMENT	6-34
	REP	2210	TENSION SENSOR CHECK AND ADJUSTMENT	6-36
	REP	2220	IDLER TACHO CHECK AND ADJUSTMENT	6-37
	REP	2310	BOT/EOT GAIN ADJUSTMENT	6-38
	REP	2320	DEVICE TYPE/EC LEVEL/BOT GAIN/EOT GAIN	6-39
	REP	2330	PE READ GAIN SETTING	6-41
CHAPTER	7	ILLU	USTRATED PARTS CATALOG	7-1
	7.1	M244	41/M2443	7-1
	7.2	M244	42/M2444	7-1
APPENDIX	K A	FIEI	LD TESTER FUNCTION	A-1
	A.1	Inti	roduction	A-1
	A.2	Тор	View of Field Tester	A-1
	A.3	Fund	ction of LEDs and Switches	A-1
	A.	3.1 0	OFL/ONL switch (two position toggle switch)	A-1
	Α.	3.2	Switch 0-7 (two position toggle switch)	A-1
	Α.	3.3 (CNT switch (two position momentary toggle switch)	A-1
	A.	3.4	SSS switch (two position momentary toggle switch)	A-1
	Α.	3.5 1	LED 0-7 (lamps)	A-1
	A.	3.6 1	LED 8 (1amp)	A-1
	Α.	3.7 1	LED 9 (1amp)	A-1
	Α.	3.8	LED 10 (lamp)	A-1
	Α.	3.9 1	LED 11 (lamp)	A-1
	A.4	Dis	play of Register	A-2
	A.5	Off	line (test) Mode	A-2
	A.6	Exe	cution of Offline Commands	A-2
	Ă.	6.1	Loading of a tape	A-2
	A.	6.2	Offline command by field tester	A-2
	Α.	6.3	Statistical record	A-4
	Α.	6.4	Stop condition of continuous executing command	A-4
	À.	6.5	Sense byte at the offline mode	A-4
	A.7	Com	mand Operation	A-5
	Α.	7.1	Load (code 80)	A-5
	A.	7.2	Enable/Disable go-down time (code 88/89)	A-5
	Α.	7.3	Set/Reset 1K block mode (code 8C/8D)	A-5
	Δ.	7.4	Enable/Disable key to RDAC (code 8F/8F)	A-5
	Δ.	7.5	Command 2x (read group)	A-5
	Α.	7.6	Command 3x (combination)	A-6
	Α.	7.7	Command 4x (write group)	A-6
	Α.	7.8	Command 5x (diagnostic aid)	A-7
	Δ.	7.9	Command 7x (diagnostic aid)	4-8
	Δ.	7.10	Command Ax. Command Bx. Cx (diagnostic aid)	A-9
	Δ.	7.11	Command Ex (control command)	A-9
	Δ.	7.12	Command Fx (adjustment)	A-9
	A	7.13	Ignore door switch (code 00)	A-10
APPENDT	хв	OFF	LINE DIAGNOSIS BY THE OPERATOR PANEL	B-1
	B.J	Set	to Diagnostic Mode	B-1

B.2	Set Up the Routine Number B-1
B.3	Start the Diagnostic Operation B-1
B-4	Termination of the Diagnostic Operation B-1
B.5	Error Indication B-1
B.6	Interruption of the Diagnostic Operation
B.7	Error Reset B-1
B.8	Operation Time B-1
B.9	Diagnostic Routine B-2
B.9	.1 Code 00, 07-08, 43-89, 95, 96, and 98: No operation B-2
B.9	.2 Code 01: Load & run default routines B-2
B.9	0.3 Code 02: Load B-2
B.9	9.4 Code 03: Rewind B-2
в.9	0.5 Code 04: Unload B-2
в.9	.6 Code 05: Retension B-2
в.9	0.7 Code 06: Run routine 10 to 19 B-2
B.9	.8 Code 09: Ignore door switch B-3
B.9	.9 Code 10: Check reset test B-3
B.9	.10 Code 11: LSI scan test B-3
В.9	.11 Code 12: Time sensor test B-3
B.9	.12 Code 13: Block format test B-3
в.9	.13 Code 14, 15: Loop write to read test B-3
в.9	.14 Code 16-19: Error track test by loop write to read B-3
B.9	.15 Code 20: Tacho counter test B-3
B.9	.16 Code 21: Read level test B-3
в.9	0.17 Code 22: Feed through test B-3
B.9	.18 Code 23-25: Identification burst test B-3
B.9	.19 Code 26-33: Combination command test B-3
B.9	20.20 Code 34, 35: Error detection/correction test B-3
B.9	2.21 Code 36: Tape mark detection test B-3
B.9	.22 Code 37, 38: BOT test B-3
B.9	2.23 Code 39, 40: Command sequence test B-3
B.9	2.24 Code 41: Data security erase test
B.9	0.25 Code 42: Unload B-4
B.9	2.26 Code 90: BOT/EOT gain adjustment
B.9	2.27 Code 91: Azimuth adjustment B-4
B.9	2.28 Code 92: PE read amplifier gain adjustment
В.9	2.29 Code 93: EC level/device type setting
B.9	.30 Code 94: Device parameter set B-4
в.9	31 Code 99: Run initial diagnostics and reset
	diagnostic mode B-4
	N

APPENDIX C PCA REFERENCE TABLE C-1

B03P-5325-0100A...02

vii

1.3 Specifications

1.3.1 Functional specifications

Table 1.1 Functional specifications

Models		M2441A/M244	2 A	M2443A/M244	4 A	M2441A/ M2442AC	M2443AC/ M2444AC			
Tape Speed and Mode		100 IPS Streaming	12.5 IPS Start/Stop	75 IPS Streaming	25 IPS Streaming	100 IPS Streaming	75 IPS Streaming			
Recording	GCR	6250 BPI								
Density	PE			1600	BPI					
Data Transfer	GCR	625 KB/sec	78 KB/sec	469 KB/sec	156 KB/sec	60 -	1000			
Rate	PE	160 KB/sec	20 KB/sec	120 KB/sec	40 KB/sec	60 - 1000				
TR <i>G</i>	GCR			0.3 1	nch					
IBG	PE			0.6 Inch						
Access	GCR	166 ms	21 ms	126 ms	50 ms	0.2 - 5.0 (emulated				
Time (Write)	PE	170 ms	25 ms	130 ms	63 ms					
Repositioning	GCR	792 ms	-	580 ms	176 ms	792 ms	580 ms			
Time	PE	794 ms	-	582 ms	196 ms	794 ms	582 ms			
Command	GCR	1.2 ms	-	1.7 ms	5.7 ms	1.2 ms	1.7 ms			
Time (Write)	PE	4.2 ms	-	5.7 ms	17.7 ms	4.2 ms	5.7 ms			
Rewind Time (2	400FT)) 136 sec								
Load Time		10 sec								
Tape Media		1/2 Inch Width Standard Tape for Computer 2400/1200/600/300 feet								
Buffer size		- 256 KB					KB			
Maximum block	size		-			64	КВ			

1.1 General Description

M244X series streaming Tape Drive is direct reel to reel servo type tape drive and consist of tape transport mechanism, tape motion control electronics, dual density read/write circuit and data formatter electronics which can read and write ANSI-standard nine track half inch magnetic tape in 6,250 BPI (GCR mode) or 1,600 BPI (PE mode). The M244X AC has a buffer adapter and the buffer adapter can elimenate the streamer restriction such as command reinstruct time reposition time.

M244X series has four modes as shown below.

Model	M2441A/AC	M2442A/AC	M2443A/AC	M2444A/AC
Form	Standalone	rack mount	Standalone	rack mount
Tape speed	12.5*/100 IPS	12.5*/100 IPS	25*/75 IPS	25*/75 IPS

Note: Tape speed marked with asterisk is available only in A type.

1.2 Configuration

A maximum of four MTSs can be connected to the host controller with daisy chain connection as shown in Figure 1.1.



Figure 1.1 Maximum configuration

1.3.2 Physical specifications

Table 1.2 Physical specifications

	Item	Operating	Not operating			
Voltage 10		100~120V or 200~240V ±10%				
Power requirement	Frequency	48~61 Hz				
	Phase	Single				
Power consu	nption	Max 0.8 KVA	0.4 KVA at 100~120V 0.5 KVA at 200~240V			
Heat dissipa	ation	Max 440 Kcal/Hour	(1,750 BTU/Hour)			
Circuit brea	aker Capacity	20A				
Leakage curr	rent	Less than 1 mA				
Air flow		4 m ³ /min				
Sound pressu	ıre level	max 52 dB				
	Temperature	5∿40°C (41∿104°F)	0∿50°C (32∿122°F)			
	Relative humidity	20~80% RH	8∿90% RH			
	Wet bulb	0~29°C (32~84°F)				
Environment	Temperature changerate	15°C/Hour (27°F/Hour)				
	RH change rate	30%/24 Hours				
	Altitude	-609~3,048 m (-2,000~10,000 ft)				
	Vibration	max 0.25G	max 0.4G			
Dimensions (Height x	M2441A/M2443A	1,000 mm x 500 mm x 700 mm (39.4 inch x 19.7 inch x 27.6 inch)				
width x Depth)	M2442A/M2444A	575 mm x 482 mm x 580 mm (22.6 inch x 19.0 inch x 22.8 inch)				
	M2441A/M2443A	110 kg (242 1b)				
weight	M2442A/M2444A	90 kg (198 1b)				
Service cle	arances	Front: 1 m, Rear: 1 m Side : Not required				

- 1.3.3 Reliability and maintenablity
- (1) Service life

More than five years or 40,000 hours.

- (2) MTBF
 - More than 8,000 hours.
- (3) MTTR

l hour.

1.4 Recording Method

The Formatter provides the capability of recording and retreiving data in the Phase Encoded (PE) format or the Group Coded Recording (GCR) format. Each recording format is implemented in accordance with the ANSI standards. Track Assignments and Data Block Format are shown in Figures 1.2 and 1.3.

1.4.1 Phase Encoding format

In the Phase Encording (PE) format each bit is recorded on tape as flux transition at mod-cell-time. A "O" is represented by a transition away from the erase direction; a "l" by a transition made, if necessary, at the cell-boundary-time in order to allow the correct transition direction at the subsequent mid-cell-time.

Each track is therefore self-clocking, thus allowing a certain amount of skew between the bits of a byte. Deskewing is performed during read data recovery. Data errors caused by failure of a single track are corrected on the fly during read operations.

A block of data consists of a preamble, the data and a postamble. The preamble consists of 40 bytes of all "0's" followed by a byte of all "1's", while the postamble consists of a byte of all "1's" followed by 40 bytes of all "0's". The preamble and postamble are mirror image of each other, allowing the block to be read in reverse.

A tape mark is special combination of 64 to 256 flux transitions at 3200 FRPI in Tracks 1, 2, 4, 5, 7 and 8, and DC erasure in Tracks 3, 6 and 9.

When writing starts at BOT, the PE ID burst is written in the BOT area followed by a gap before the first data block. The ID burst is a single active track (Track 4) at 1600 RPI with the rest of the tracks DC erased.

1.4.2 Group Coded Recording format

In the Group Coded Recording format (GCR), the NRZI recording technique is used; i.e., each "1" recorded on tape is represented by a flux change and "0" is represented by no flux change. In order that each track may be self-clocking and thereby tolerate a considerable amount of skew, the write data is remapped such that 4 bytes of write data is transformed to 5 bytes of data written on the tape. This transformation is performed in such a way as to guarantee that no more than 2 consecutive "0's" will occur without an intervening "1". The user data is broken up into groups of 7 bytes. An 8th byte, the Error Correction Character (ECC) is calculated and added to the group. The data group of 8 bytes is devided into two subgroups of 4 bytes.

Each subgroup of 4 bytes is transformed from a 6-bytes subgroup of data written on tape in the manners at Table 1.3.

A block of data consists of a preamble, a Mark I subgroup, up to 158 data groups, an end mark subgroup, a residual group, a CRC go up, a Mark II subgroup, and a postamble. As in PE, the Mark II subgroup and the postamble are mirror images of the preamble and Mark I subgroup. The preamble consists of a beginning subgroup of a alternate "1's" and "0's", a second subgroup of one "0" and 4 "1's" followed by 14 subgroups of sync bytes, all "1's". If the user data creates more than 158 data groups a resync burst consisting of a Mark II, 2 sync subgroups and a Mark I is inserted every 158 data groups. The first 6 bytes of the residual group consists of the remainder of the write data bytes plus any required pad of data "0's". The 7th byte is an auxiliary CRC byte and the 8th byte is the ECC. The group is recorded in the same manner as a data group after 4 to 5 bit transformations.

The first byte of the CRC group is a data "0" if the number of preceding data groups is even or the CRC character if the number of preceding data groups is odd. The 2nd through 6th byte is the repeated CRC character. The 7th byte is a residual character which is related to the number of data bytes. The 8th byte is the ECC. The group is recorded in the same manner as a data group. Data errors caused by one or two track failures can be corrected on the fly.

In PE, the tape mark and ID burst at BOT are unique combinations of active and inactive tracks. The tape mark is the special combination of 250 to 400 flux transitions at 9042 FRPI in Tracks 1, 2, 4, 5 and 8, and DC erasure in Tracks 3, 6 and 9. The ID is a burst at 3014 FRPI in Track 6 only; the rest of the tracks are DC erased.

GCR has a GCR ID and an ARA (Automatic Read Amplification) burst followed by an ARA ID before the first data block. the ARA burst is used to automatically set the gain of the Read Amplifiers in each track to the optimum value for best reading. The ARA is recorded at 9042 FRPI in every track while the ARA is recorded at 9042 FRPI in Tracks 2, 3, 5, 6, 8 and 9 and DC erased in Tracks 1, 4, and 7.

Table 1.3 4 to 5 Bit Transformation

Data Subgroup	Storage Subgroup	Data Subgroup	Storage Subgroup	
0000	11001	1000	11010	
0001	11011	1001	01001	
0010	10010	1010	01010	
0011	10011	1011	01011	
0100	11101	1100	11110	
0101	10101	1101	01101	
0110	10110	1110	01110	
0111	10111	1111	01111	



Figure 1.2 Data Block Format

B03P-5325-0100A...02

2.1 Unpacking

CAUTION

Condensation may occur when the cabinet is transferred from a cold to a warm environment.

In order to avoid condensation, the cabinet should remain in an environment at the ambient temperature for at least 3 hours before unpacking.

2.1.1 M2441/M2443

Refer to Figures 2.1 and 2.2 when tape model M2441 or M2443 is unpacked.



Figure 2.1 M2441/M2443 unpacking (1)





۲

2 - 1

Remove the Sleeve





Remove the Polyethylene cover



Reserved

Remove the bubble cover

Figure 2.2 M2441/M2443 unpacking (2)

B03P-5325-0100A...02

2.1.2 M2442/M2444

Refer to Figures 2.3 and 2.4 when tape model M2442 or M2444 is unpacked.



Figure 2.3 M2442/M2444 unpacking

B03P-5325-0100A...02

2 - 2

2 - 2



The Look knob moving method is as follows:

- 1. Nip the two limbs and release latches (1). 2. Pull down the limb part (2). 3. Remove the knob from each side of outer cover (3).



Figure 2.4 Lock knob removal

2.2 Mechanical Installation

2.2.1 M2441/M2443 installation

This section is applied to the standalone type tape drive.

(1) Front cover/rear cover opening

The opening method of the front cover and the rear cover is the same.

First, open the top cover adequately. Then release the two latches by pushing down the each plate of latches through the hole using a screw-driver.

Figure 2.5 shows the front cover opening. Figure 2.6 shows the rear cover opening.

After releasing the cover, disconnect the frame grounding wire from it by removing the screw. See Figure 2.7.

(2) Front cover/rear cover closing

Connect the frame grounding wire to the cover with the screw. Next fit the cover to the latches by pushing in on it.

(3) Adjustment of the leaving feet

To secure the M2441 or M2443 streaming tape unit, adjustment of the level feet is necessary.

Place the pads under the leveling feet and adjust the level by using a wrench. Adjust four leveling feet.



Figure 2.5 Top cover opening



Figure 2.6 Rear cover opening

B03P-5325-0100A...02



Figure 2.7 FG wire removing



2.2.2 M2442/M2444 installation

(1) Outside view

Figure 2.9 shows the outside view of the drive and Figure 2.10 shows the outside view of the rack.



Figure 2.9 Outside view of the drive (rack mount type)



Figure 2.10 Outside view of the rack

(2) Mounting Method

- a. The method of removing the pair mounting rails attached to the unit.
 - Note: The Right Rail is shown in Figure 2.9 right side view. Each rail is fixed to the unit by two screws. The screws are located on the front and rear sides.
 - (a) Open the front door.
 - (b) Loosen the two screws A indicated in Figure 2.11 and open the casting panel.
 - Caution; The center of gravity moves to the front when the panel is opened. Care should be taken so the drive does not tip forward.
 - (c) Remove the philips type screw B indicated in Figure 2.11. Remove the left side screw in the same manner.
 - (d) Remove the philips type screw C indicated in Figure 2.12. Remove the left side screw in the same manner.
 - (e) Close the casting panel and fix the screw A, and close the front door to prevent the door from opening unexpectedly when sliding the unit on the rails.



Figure 2.11 Mounting rails removal (1)



Figure 2.12 Mounting rails removal (2)



Figure 2.13 Mounting rails removal (3)

- b. The method of mounting the rails to the rack
 - (a) Remove all the A screws. (Refer to Figure 2.14)
 - (b) Adjust the rails to the rack. (Refer to Figure 2.17)
 - As D=25": refer to Figure 2.14 As D=28" or 30": reassemble the rails indicated Figure 2.15 (for 28") or Figure 2.16 (for 30").

Fix the screw B temporarily.

- (c) Fix the rail to the rack using each 3 holes, one of which is the lowest hole of the 12th pitch and the rest are the top and next hole of the 13th pitch, i.e. the highest of these 3 holes is 520.7 mm from the top hole of the rack. (Refer to Figure 2.17)
- (d) Fix the screws B which are fixed temporarily.



Figure 2.14 Rail mounting (1)





Figure 2.16 Rail mounting (3)



Figure 2.17 Rail mounting (4)

- c. Mount the unit on the rail from front side
- d. The method of the fixing the unit to the rail

Fix the screws in the reverse sequence as the method of removing. (Refer to Section 3.1)

- Caution: Fix the back side screws for the first time. Never open the casting panel before fixing the back side screws to prevent the unit falling down front side because of unbalance.
- e. Fix the screws indicated in Figure 2.11.
- (3) The method of removing

Carry out in the reverse sequence of mounting.

- 2.3 Cable Connection
- 2.3.1 Interface cable and power cable

Confirm that the Interface cable A and B and AC power cable indicated in Figure 2.18.



Figure 2.18 Cable connection

- 2.4 Checkout
 - Note: The location and the nickname of PCA is shown in Appendix. Please refer to the Appendix if necessary.
- 2.4.1 Input voltage setting

Note: This machine was set to 100~120 VAC.

- (1) a. Confirm that the connector (CN15) indicated in Figure 2.19 is plugged into the upper side of the power supply unit.
 - b. In case of 200v240 VAC Confirm that the connector (CN15) indicated in Figure 2.19 plugs into the upper side of the power supply unit.
- (2) Input voltage changing method
 - a. Remove the connector (CN15).
 - b. Remove the two screws.
 - c. Reverse the plastic cover.
 - d. Confirm that the label on to the plastic cover indicates correct voltage.
 - e. Fix the plastic cover by two screws.
 - f. Plug the connector in to the jack.



Figure 2.19 Input voltage setting

- 2.4.2 Device address & Write bus parity check setting.
- (1) Device address setting.
 - The device address is determined by plugging the switch board located on PCA 'IFC'. The location on PCA is AA7. (See Figure 2.20)

The default address is #0. If the address of the device is $\#1 \cdot \#3$, change the plugging location. The address and the plugging pin meaning is shown in Table 2.1.

Table 2.1	MTU	address	and	switch	circuit
-----------	-----	---------	-----	--------	---------

MTU Address	Connectio			
	SWAD	SWAD1	SWAD0	
0	10-09	06-05	03-02	
1	10-09	06-07	03-02	
2	10-09	06-05	03-04	PCA: 'IFC'
3	10-09	06-07	03-04	AA7

(2) Write bus parity check setting

This drive provides odd parity checking of write data bus. If the write data from the host adapter is not odd parity, change the plug location as follows.

- Pin 12-13 (default: parity check) IC Location: AA7 Pin 14-13 (default: no check) PCA: 'IFC'
- (3) Line terminators

Every drive has 3 line terminators. These are located on PCA 'IFC'. (IC location: AE7, AJ7, AN7; See Figure 2.20) If the drive is not the last one on the stming remove the line terminators.

(4) Clock skew compensation circuit

To adjust the trailing edge of the formatter clock between LSI and SSI, compensation is needed and its circuit is located on PCA 'IFC'. (IC Location: AC3; See Figure 2.20) Confirm that pin 7 and pin 3 is connected.

(5) Microprogram expansion feature

EPROM for the microprogram is MBM27128 (128K Byte). In the future, if a larger program is needed, 256K Byte EPROM will be used. For this purpose, a switch is located on PCA 'IFC'. (IC Location: AA7; See Figure 2.21) Confirm pins 10 and 11 are connected.



- 2. Address setting & write bus parity check setting
- 3. Three line terminators
 - Figure 2.20 Overview of PCA 'IFC'



1. Microprogram expansion feature

Figure 2.21 Overview of PCA 'MPU'

2.4.3 Setting by Operator Panel

The interface of M244X is the standard Pertec interface. The M244X has three variations of Pertec. (See, Sections 4.2 and 4.3). The default of the interface mode is Mode A. If a change to another mode is needed, the setting can be changed by the Operator Panel.

The density select mode is changable by the Operator Panel. (See, Section 3.2). The default of the density after the power up sequence is 6250 bpi & Host Select mode. But it is selectable to other mode (i.e. 1600 bpi & not Host) by the Operator Panel.

The IBG Length Mode is also selectable. The default value of the IB is normal length, but if the variable IBG length mode is set, the IBG length will be expanded up to twice of normal IBG.

The method of these three functions is described in chapter 6, REP 2320.

2.5 Diagnostics

For checking out the unit after the installation, the M244X has powerful offline diagnostics. These routines can be executed easily by the operator panel. The details are described in Appendix B.

Routine Ol should be executed for the purpose of complete check out. During diagnostics, the routine ID is displayed in the 7 segment LEDs. At the end of the diagnostics, '00' is displayed. But if some error is encountered, the Fault Symptom Code (FSC) is displayed in 7 segment LEDs and the Fault Location code (FLC) is displayed by an operation of the panel. (See Section 3.2 and Appendix B)

The detail description of Fault Symptom Code is explained in chapter 5. During diagnostics, no retry will be executed. So the error as FSC E2xx, E3xx, D010 or D180 may be encountered because of not good tape media. In these case, however, the good quality media will fix the problem.

3.1 Power ON/OFF switch

The power switch shown on the right side of Figure 3.1 is for the main AC line of the unit.

Power is supplied as "1" (upperside) is pushed, and cut off as "0" (lower side) is pushed.

When the power switch is turned on, all indicators of the operator panel are illuminated for one second during the indicator malfunction test. Power on diagnostics are automatically executed after all DC lines stable, then the 2-Digit indicator indicates normal code "00". If the firmware detects an error, it indicates a Fault Symptom Code in the 7 segment L.E.D..



Figure 3.1 Operator Panel

Figure 3.1 shows the operator panel which can be used in either normal operation or diagnostic mode. The key and indicator function for diagnostics are described in Appendix B.

3.2.1 Start key and indicator

When tension is not applied to the tape (Servo off State), this switch initiates the load sequence. After the load sequence is completed, the unit becomes ready. The load sequence has two different sequences depending if tape has already advanced beyond BOT or not.

- (1) If this key is pressed after the tape is mounted and wound on the machine reel, the tape is tensioned and moved forward to the BOT.
- (2) If this key pressed when the tape has already advanced beyond the BOT, the tape is tensioned and moves forward for 64 revolutions then rewinds BOT at high speed.
- (3) This key is effective only when the Start Indication is not illuminated.
- (4) This indication is illuminated when the unit is ready and enabled to the controller.
- (5) If the Reset key is pressed, this indication turns off. Pressing the Start Key, the unit becomes ready again after the completion of rewinding to BOT.

3.2.2 Unload key and indicator.

- (1) This key is effective only when the unit is in not ready state. (Start indication is OFF.)
- (2) Pressing this key rewinds the whole tape on to the supply reel.
- (3) This indicator is lit during unload operation.

3.2.3 Test key and indicator

This key is used for diagnostics.

Refer Appendix B for details.

3.2.4 Reset key

- (1) Pressing this key puts the unit in the offline mode (not ready state) and reset test mode if you are in diagnostics.
- (2) Pressing this key during the execution of a tape motion command, the tape motion is terminated.

3.2.5 Density Select key

This key selects the write density mode (HOST/6250/1600) of the unit.

Pressing this key changes the write density mode in a cyclic way shown as follows.

HOST _____ 6250 _____ 1600 _

This key is ignored when the unit is online or in the diagnostic mode.

The density for reading depends on the written tape (6250 or 1600). the reading of tape does not cause any change of density mode indicator.

3.2.6 File protect indicator

- (1) The indicator is illuminated when the Write Enable Ring is not mounted on the file reel.
- (2) A write operation is inhibited if this indicator is illuminated.

3.2.7 Density indicators (HOST/6250/1600)

These LEDs indicate the density mode while writing the data to tape.

The LEDs do not indicate the reading density.

(1) HOST

This LED indicates that the unit can change the write density by Host command.

(2) 6250

This LED indicates that the write density mode of the unit is set to 6250 (GCR). When this LED is lit, the density change command from the Host is ignored.

(3) 1600

This LED indicates that the write density mode of the unit is set to 1600 (PE). When this LED is lit, the density change command from the Host is ignored.

3.2.8 2-Digit indicator

This indicator indicates the power-ON state or the details of unit errors.

(1) Normal Power ON State

"00" code is indicated.

(2) Error State 1 (Load Check Code)

When a load failure occurs the two digit indicator on the operator panel blinks the load check code.

The code and meanings are:

- Ll: Door opened
- L2: Reel latch opened
- L3: Tape loosened
- L4: BOT marker not found L5: Tape not in tape path
- (3) Error State 2 (Fault Symptom Code)

When a hardware failure occurs the two digit indicator on the operator panel displays two bytes of FSC (Fault Symptom Code). The FSC shows the cause of the error and the index is in the maintenance section.



(a) Upper byte

(b) Lower byte

Н

The above indications are changed for one second cyclically.

Figure 3.2 FSC Indication

(4) Diagnostic routines and error codes

When the unit is in Test (diagnostic) mode, these indicators display their test routine ID number and the results of test.

Refer to Appendix B for further details.

4.1 Mechanism

4.1.1 Tape drive mechanism

Figure 4.1 shows an outline.

All parts that form the tape path, such as reel hub, head unit, and machine reel, are mounted on the tape deck.

Tape passes over the tension sensor and the tape guides, and is then wound on the machine reel via an idler.

The reel hub and machine reel are connected directly to a DC motors with a built-in tachometer.

A tension sensor detects the tape tension, and the idler sensor detects the tape speed and position by means of built-in tachometers.

An write enable sensor is attached close to the reel hub to detect whether a write enable ring is on the tape. This sensor also detects whether the reel is locked.

The head unit contains a tape cleaner, erase head, read/write head, and read/write circuit. A tape guide is attached on both sides of the head unit, and a shield block is installed facing the head.

A sheet-type operation panel is installed on the front door; it contains push buttons, LEDs, and an on/off switch.



Figure 4.1 Tape drive mechanism

(1) Reel hub

The reel hub is operated manually. When the knob is pushed by hand, the cam is pulled to the reel boss by a link mechanism. Then a claw is pushed out to expand the rubber, and locks the reel in place. When the cam is pulled, the reel lock detection ring moves inside, which moves the shield (that covered the sensor) so that light passes through. This enables the mechanism to recognize that the reel has been locked.

(2) Enable sensor and reel lock sensor

As shown in the figure, there are spaces for two types of shields: A shield for enable sense and shield for reel lock sense. These shields are round springs, which return to the original position by means of elasticity.

The shields for sensor function as shown in the following table:

		Reel lock		
		Locked	Not locked	
Write eachle size	Attached	Δ	X	
write enable ring	Not attached	o	x	

- χ: No sensor output
- $\Delta\textsc{:}$ Sensor output repeats ON and OFF by file reel rotation.
- o: Sensor output is always on.

The sensor operates in the following sequence:



(3) Tension sensor

A roller bearing is attached to an arm and acoil spring is attached to the arm. Changes in tape tension result in a change in the angle of arm. A tachometer disk with a slit is connected to the center shaft, changes in the arm angle will cause a change from the initial location. A dumpening mass on the shaft protects the arm from resonance that may be caused when start/stop operations are repeated in certain regular intervals.

(4) Idler tachometer

A tachometer disk is attached to the other side of the roller guide detects the tape speed.

4.1.2 Quick loading

(1) Tape loading

Bring the beginning of the tape over the tension roller and thru the upper tape guide. Place the tape between the R/W head and the head shield and pull the tape thru the lower tape guide. Wrap the tape around the idler roller and on to the machine reel.

The tape is pulled to the center of the machine reel by the vacuum of the machine reel fan.

Refer to the Figure 4.2.

After closing the front door, push the start switch on the operator panel.

The microprogram controls the load sequence and the tape is positioned at BOT followed by the start LED lighting.

- Note: The load fan is kept running for five minutes if any of following occur;
 - (a) door opening or closing
 - (b) idler rotation
 - (c) file reel rotation
 - (d) pushing the reset switch on the operator panel
- (2) Loading failure recovery
 - When a tape fails to load, the character "L3" is displayed on the 2-digit indicator. In this case, push the reset switch in order to reset the error condition.

Perform the tape loading explained in the item (1) again.



Figure 4.2 Quick loading

4.2 Interface

4.2.1 Introduction

This section describes the interface connections using two 50P flat cables. The host controller can be connected to a maximum of 4 MTUs in a daisy chain configuration. The drive has three types of industrial standard interface specifications. The interface specifications can be changed by the setting command on the PCA 'IFC'. As the result of this change, the specifications of five interface lines are changes as shown in Table 4.1. These differences of the specifications are explained in chapter 6.

All interface signals are negative logic. (True means low level)

Note: MODE A: CDC 92185 COMPATIBLE MODE

MODE B: CIPHER F880 COMPATIBLE MODE

MODE C: PERTEC FS1000 SERIES COMPATIBLE

SIGNAL NAME (MNENONIC)	PIN LOCATION		DIRECTION		SIGNAL NAME (MNEMONIC)		PIN LOCATION		DIRECTION					
Mode A Mode B Mode C	CN	S	G	Host	MTU	Mode A	Mode B	Mode C	CN	S	G	Host	MTU	
													•	
FBSY	A	02	01				RDP		В	01	05			
LWD		04	03				RDO			02		4		
WD4		06	05		-		RD 1			03		-		
GO		08	0/				LDP			04				
WDO		10	09				RD4			06				
WD1		12	11				RD7			08	07			
UCK		14	13	•	_		RD6			10	09			
Not Use		16	15				HER			12	11			
REV		18	1/		-		TMD			14	13			
REW		20	19		-		ID			16	15			
WDP		22	21		-		FEN			18	17			
WD7		24	23				RD5			20	19			
WD3		26	25				EOT			22	21			
WD6		28	21				UNL			24	23			
WD2		30	29				GCR			26	25			
WD5		32	31		-		RDY			28	27		-	
WRT		34	33				RWD			30	29			
LGAP Not Use HISP		36	35		-		FPT			32	31			
EDIT		38	37		-		RSTR			34	33			
ERASE		40	39				WSTR			36	35			
WFM		42	41				DBSY			38	37			
Not Use LGAP		44	43				HSPD			40	39	.		
TADO		46	45		_		CER			42	41			
KD2		48	4/	-			ONL			44	43			
KD 3		50	49	-			TAD1			46	45			
CN- C			·				FAD			48	47		-	
UN; Connector, S; S	igna.	Lin	e, G;	Ground	Line	HISP		HID		50	49			

Table 4.1 Signal and pin assignment

(Note) Three types of the interface modes, i.e Mode A, Mode B and Mode C, can be set by using a Field Tester or the front panel to keep compatibility with each industrial standard. Refer to Chapter 6 Replace and Adjustment (2320).

B03P-5325-0100A...02

4 - 4

4.2.2 Controller-to-MTU interface signals

(1) Formatter Address (FAD) & Transport Address 0, 1 (TAD 0, 1)

These three address lines are used to select one of the MTUs which should execute the command issued by the controller or should output its status.

The MTU compares the address lines to MTU address set with switch circuits of the PCA, and if equal, the output signals of the MTU are presented on the interface lines within 150 nanoseconds after the address lines are switched.

In case of command execution, these lines should be stable 90 nanoseconds prior to GO signal assertion and should remain stable till the trailing edge of DBSY signal. The decoded list of these address lines is shown in Table 4.2.

				the second se
MTU	Connectio	on of switch	circuit	
Address	SWAD	SWAD1	SWAD0	
0	10-09	06-05	03-02	16 09 00000000
1	10-09	06-07	03-02	
2	10-09	06-05	03-04	PCA: 'IFC'
3	10-09	06-07	03-04	AA7

Table 4.2 Address lines decode

- (Note) 1. Signal level on the interface
 0; False (High level +2.5 +5.0V)
 l: True (Low level 0 +0.5V)
 - Switch circuit location PCA; 'IFC' IC Location; AA7

This signal is used to initiate the command operation specified by the address lines and the command lines. This signal should be asserted for 500 nanoseconds or more as a pulse signal.

The MTU strobes the command lines at the trailing edge timing of this signal, and then FBSY signal is asserted by the MTU within 500 nanoseconds after this time. This signal should not be asserted while the MTU executes the command operation, i.e. the time duration from the trailing edge of GO signal till the trailing edge of DBSY signal.

(3) Rewind (REW)

This signal is used to initiate a Rewind command to the addressed MTU. This signal should be asserted for 500 nanoseconds or more as a pulse signal.

When this pulse signal is issued, the MTU asserts RWD signal within 500 nanoseconds after the trailing edge of this pulse as response to this initiation and starts rewinding operation. At this time either FBSY signal or DBSY signal is not asserted.

(4) Offline & Unload (UNL)

This signal is used to cause the MTU to go offline and initiate unload operation.

This signal should be asserted for 500 nanoseconds or more as a pulse signal. When this pulse signal is issued, the MTU resets RDY signal and ONL signal within 500 nanoseconds after the training edge of this pulse. If a tape is not positioned at BOT at this time, RWD signal is asserted by the MTU until a tape reaches at BOT. In this case either FBSY signal or DBSY signal is not asserted.

(5) Long Gap (LGAP)

This signal is used to set the MTU to long IBG (Inter Block Gap) mode when a write type command is issued.

According to the interface mode, the following line is used as this signal.

Mode A; CNA, Signal Pin 36 Mode B; Not used Mode C; CNA, Signal Pin 44

This signal should be stable 90 nanoseconds prior to GO signal assertion and should remain stable more than 500 nanoseconds after the trailing edge of GO signal. (6) High Speed (HISP)

This signal is used to set the MTU Tape speed mode when any command except density mode set commands and Sense command is issued.

According to the interface mode, the following line is used as this signal.

```
Mode A; CNB, Signal Pin 50
Mode B; CNB, Signal Pin 50
Mode C; CNB, Signal Pin 36
```

This signal should also be stable 90 nanoseconds prior to G0 signal assertion and should remain stable more than 500 nanoseconsa after the 100/75 IPS streaming mode, and when false, the MTU is set to 25 IPS streaming mode, or 12.5 IPS start/stop mode.

(7) High Density (HID) (Mode C only; CNA signal Pin 50)

This signal is used to set the MTU density mode when any write type command such as WT, WTM, ERS or VERS is issued at BOT. This is valid in Mode C, the MTU ignores this signal in Mode A or B. When this is true, the MTU is set to 6,250 BPI mode.

When this is false, the MTU is set to 1,600 BPI mode.

This should be stable 90 nanoseconds prior to GO signal assertion and should remain stable more than 500 nanoseconds after the trailing edge of GO signal.

(8) Formatter Enable (FEN)

This signal is used to reset the command operation except REW, UNL. This is also used to reset the formatter error status such as HER, CRT and UCK, when DBSY is false. This signal should be asserted for 1 microsecond or more. (9) Write Data 0-7, P (WD0-7, P)

These lines are used as the Write Data Bus to transfer write data on to a tape.

These lines are strobed by WSTR signal for each Write Data byte. In the case of modes A & B, the data to be written should be stable 300 nanoseconds prior to the trailing edge of WSTR signal and should remain stable till the trailing edge of WSTR.

In case of Mode C, the data should be stable 300 nanoseconds prior to the leading edge of WSTR and should remain stable till the leading edge of WSTR. Refer to Figure 4.3.

The most significant bit is WDO.

(10) Last Word (LWD)

This signal is used to inform the MTU of the last data byte to be transferred during write or Variable Length Erase command operation.

This signal should be strobed by WSTR at the same timing as those of WD0-7, P.

This signal is valid during the assertion DBSY in Write or Variable Length Erase command.

(11) Other command lines

There are five signal lines, i.e. Edit (EDIT), Write (WRT), Write File Mark (WFM), Erase (ERS) and Reverse (REV) lines, to indicate the command operation with their combination at the time of GO signal assertion.

These signals should be stable 90 nanoseconds prior to the trailing edge of G0 signal and should remain stable more than 500 nanoseconds after the trailing edge of G0 signal.

The command decode table is shown in Table 4.3.

Table 4.3 Command decode table

Combinations of command lines					es	Command (Mnemonic)				
EDIT	WRT	WFM	ERASE	REV	HEX	Mode A	Mode C			
0	0	0	0	0	00	Read (RD)				
0	0	0	0	1.	01	Backward Read (BRD)				
0	0	0	1	0	02	Space (SP)				
0	0	0	1	1	03	Backspace (BSP)				
0	0	1	0	0	04	Space File with	Space File no data (SF)			
0	0	1	0	1	05	Backspace File	Backspace File no data (BSF)			
0	0	1	1	0	06	Space File no d	Space File no data (SF)			
0	0	1	1	1	07	Backspace File	Backspace File w/ data (BSFD)			
0	1	0	0	0	08	Write (WT)				
0	1	0	1	0	OA	Various Length Erase (VERS)				
0	1	1	0	0	oc	Write Tape Mark (WIM)				
0	1	1	1	.0	OE	Fixed Length Erase (ERS)				
1	0	0	1	0	12	No Operation (NOP)				
1	0	0	1	1	13	Sense (SNS)				
1	0	1	1	0	16	Set 1600 BPI (S1600)		No Operation (NOP)		
1	0	1	1	1	17	Set 6250 BPI (S5250)				
1	1	0	1	1	1B	Extended Sense (EXSNS)				
1	1	1	1	0	1E	Data Security Erase (DSE)				
1	1	1	1	1	1F	Loop Write-To-Read (LWR)				

(Note) 1. --- mark means "Not defined".

2. Other commands than the above described are "Not defined" and these are the cause of "Command Reject" in Sense Data.

- 4.2.3 MTU-to-Controller interface signals
- (1) Formatter Busy (FBSY)

This signal is asserted by the MTU to indicate that the MTU is executing the command operation including the repositioning operation after a read/write operation in streaming mode. When the command is initiated by GO signal, the MTU asserts this signal as a response to the command initiation within 500 nanoseconds after the trailing edge of GO signal.

This signal is not asserted during a REW or UNL command.

(2) Data Busy (DBSY)

This signal is asserted by the MTU to indicate that the MTU is executing the actual command operation. After FBSY as a response to the command initiation is asserted and the MTU starts to execute the actual command operation, and then the MTU asserts the DBSY signal.

After the MTU completes the actual command operation checks the result and sets the participant status, the MTU resets this signal.

Therefore the controller shall issue a next command after this signal is reset even if FBSY is still asserted.

(3) Ready (RDY)

This signal indicates that tape is loaded and online.

When REW or UNL commands are issued this signal is reset.

(4) Online (ONL)

This signal indicates that the MTU is in online to the host controller.

(5) Rewinding (RWD)

This signal indicates that the MTU is rewinding to BOT. This signal is asserted within 500 nanoseconds after the trailing edge of the REW command pulse.

(6) File Protect (FPT)

This signal indicates that a write enable ring is off the file reel and the MTU cannot go in to write status.

(7) Load Point (LDP)

B03P-5325-0100A...02

This signal indicates that a tape is positioned at Load Point (BOT).

When a command is executed at BOT, this signal remains true during positioning, because streaming operation requires long ramps and repositions.

(8) End of Tape (EOT)

This signal indicates that a tape is positioned on or past EOT marker.

In EOT area, the length where a read or write operation can be executed is approximately 3 meters.

If any forward command execution exceeds this limit, the tape may come off the file reel and the MTU goes to offline.

(9) High Speed (HSPD)

This signal indicates that the MTU is in high speed mode.

(10) GCR

This signal indicates that the MTU is in GCR mode.

(11) Identification Burst (ID)

This signal indicates that the ID burst of PE or GCR is detected at BOT area of tape during read forward type command operation.

This signal is asserted when the ID burst is detected and is reset when the MTU starts to read or space the first block.

(12) Tape Mark Detected (TMD)

This signal indicates that a tape mark block was detected.

(13) Hard Error (HER)

This signal indicates that some error was detected during the command operation.

The details of this error can be transferred to the host by issuing a Sense or Extended Sense command.

(14) Unit check (UCK)

This signal indicates that an equipment check was detected during the command operation.

In this case, tape positioning may be lost and care should be taken in the recovery of this type of error.

The details of this error are in the sense data byte.

(15) Corrected Error (CER)

This signal indicates the following.

- (1) One track error correction was performed during a GCR write operation or PE read operation.
- (2) One or two track error correction was performed during a GCR read operation.

However HER may be also asserted in spite of the above error correction.

(16) Write Strobe (WSTR)

This signal is used to request the write data byte and to strobe the write data byte on Write Data Bus.

This signal is asserted by the MTU for 1/3 bitcell (GCR) or 1/6 bitcell (PE) duration.

Time relation to WDO-7, P is explained in section (9).

Time chart of write data transfer is shown in Figure 4.3.



0.92 bitcell time (Minimum) 1.47 microseconds at 100 IPS GCR 5.75 microseconds at 100 IPS PE

Figure 4.3 Time chart of write data transfer

Т:

(17) Read Data 0-7, P (RD 0-7, P)

These lines are used as the Read Data Bus to transfer read data read from the tape and sense data from the sense register.

Since these lines are strobed by RSTR signal, the data byte to be transferred is stable 150 nanoseconds prior to the leading edge of RSTR and remains stable 250 nanoseconds after the trailing edge of RSTR.

The most significant bit is RDO.

(18) Read Strobe (RSTR)

This signal is a to request to transfer read data or sense data to the Controller and to strobe it on Read Data Bus.

This signal is asserted by the MTU for $1/3\ \text{bitcell}\ (\text{GCR})$ or $1/6\ \text{bitcell}\ (\text{PE}).$

Timing chart of read data transfer is shown in Figure 4.4.



Figure 4.4 Time chart of read data transfer

4.2.4 Physical interface

(1) Connector requirements

The specification of two 50-pin connectors for this interface should be as follows or equivalent.

- Connector 3M No. 3425-6050 or Equivalent
- Strain Relief 3M No. 3448-3050 or Equivalent
- (2) Cable requirements

The conditions of the interface cables are as follows.

- Maximum length ; 20 Ft
- 50-pin flat Cable for Rack-mount type
- (3) Driver, receiver and terminator

Driver, Receiver and Terminator for this interface should be used as Figure 4.5.





(4) Phisical voltage

All interface signal levels should be as follows.

True; 0 V to +0.5 V False; +2.5 V to +5.0 V

(NOTE) The assertion of the interface signals means true.
4.3 Command Operation and Sense Byte

4.3.1 Command description

Commands other than REW and UNL commands are initiated with the trailing edge of GO asserted by the Controller while the MTU is in Online and Ready status and is not executing any command operation.

The MTU responds to this initiation with FBSY asserted within 500 nanoseconds after the trailing edge of G0. The MTU decodes the command and starts to execute the specific command operation. When the MTU starts to execute the actual command operation, DBSY signal is asserted by the MTU. After the MTU completes the command operation and sets the status as a result of the command operation, FBSY and DBSY are reset. However at this time FBSY may remain asserted in streaming mode as a result of a repositions. Anyway the Controller can issue the next command after DBSY is reset. The Controller should issue the next command within the reinstruction time to keep streaming operation.

The command reinstruction times are shown in Table 4.4.

If the Controller can not issue the within next limit command, the MTU executes a repositioning operation automatically and these then executes the next operation.

If can error occurs during the command operation, the Controller should issue SNS command to get the detail error information, the Controller should then issue error recovery routine.

The status lines as a result of the command operation are reset when any new command is issued.

When SNS or EXSNS command is issued, the above status lines are reset but the actual sense data is not reset.

Sense data is reset by the initiation of commands other than SNS and EXSNS commands.

REW command is initiated with the trailing edge of REW signal asserted by the Controller.

The MTU responds to this initiation asserting RWD within 500 nanoseconds after the trailing edge of REW signal. If a tape is positioned at BOT, the MTU ignores this command.

UNL command is initiated with the trailing edge of UNL signal asserted by the Controller.

If a tape is not positioned at BOT, the MTU responds to this initiation by resetting ONL and RDY and asserting RWD within 500 nanoseconds after the trailing edge of the UNL signal until a tape reaches BOT.

If a tape is positioned at BOT, the MTU responds by resetting ONL and RDY and then starts unload operation.

Table	4.4	Reinstruction	time	table
				easte

]			Reinstruction Time (msec)		
Model	Tape Speed	Density Mode	IBG Mode	Write	Read	
		CCB	Normal (0.3")	1.2	2.7	
M2441A	100 105	GCK	Long (0.6")	4.2	5.7	
M2442A	100 113	PF	Normal (0.6")	4.2	5.7	
		12	Long (1.2")	10.2	11.7	
	75 IPS	GCR PE	Normal (0.3")	1.7	3.7	
			Long (0.6")	5.7	7.7	
			Normal (0.6")	5.7	7.7	
M2443A			Long (1.2")	13.7	15.7	
M2444A		GCR	Normal (0.3")	5.7	11.7	
			Long (0.6")	17.7	23.7	
	23 113	PF	Normal (0.6")	17.7	23.7	
		15	Long (1.2")	41.7	47.7	

- 4.3.2 Command operation at BOT (Load Point)
- (1) The followings are executed in a write type command (WT, WTM, VERS, ERS and DSE).
 - a. When the above write type commands are issued at BOT, the MTU writes the ID burst in the density mode according to setting of Density Select Switch on the operator panel.

Host Select

The MTU writes the ID burst according to the last state of the density memory.

This density memory is set to GCR mode on power up and is updated by the mode set command, i.e. S6250 and S1600.

6250 BPI Select

The MTU always writes GCR ID burst in spite of contents of the density memory.

1600 BPI Select

The MTU always writes PE ID burst in spite of contents of the density memory.

The above explanation is only applied at BOT.

b. If a GCR ID burst is written, an ARA burst is written and setting of the read amplitude (SAGC operation) is automatically performed as a part of the command operation.

SAGC operations are executed in both low speed mode and high speed mode sequencially.

c. If the ID burst and ARA burst cannot be correctly written or setting
of read amplitude failed, the command operation termination
terminates abnormally with HER asserted.
 ID Burst Error and Unit Check sense bits are set at this time.

In this case, the tape stops on the way to ID burst or ARA burst, and neither data block nor tape mark block is written.

- (2) The followings are executed in a forward read type command (RD, SP, SF and SFD)
 - a. After the MTU reads the ID burst, the MTU sets its density mode according to ID burst.
 If a GCR tape is read, setting of read amplitude is performed using the ARA burst.
 - b. If an ID burst is not found in the BOT area, i.e. data written in NRZI mode, the command operation terminates abnormally with HER asserted after the assertion of DBSY.

In this case, the Not Capable sense bit is set and no data is transferred to the controller.

c. If the SAGC operation fails in GCR mode, the command operation terminates abnormally with HER asserted.

At this time ID burst error sense bit is set and no data is transferred to the controller.

On a RD command, HER is posted after reading first block. Data check of sense data is set.

On other commands the operation terminates normally.

- (3) Relations between BOT and backward type command except REW and Unload command (BRD, BSP, BSF and BSFD)
 - a. When any backward type command is initiated at BOT, the command operation is rejected and terminates abnormally with HER assertion.

In this case, Command Reject and BOT sense bits are set.

b. During executing these commands, when a tape reaches BOT, the command operation terminates abnormally at BOT with HER assertion.

In this case, Unit Check and BOT sense bits are set.

4.3.3 Command operation in EOT area

EOT signal indicates a tape is positioned on or past the EOT marker.

The software handling in this area is critical as described in item 4.2.3 (8).

4.3.4 Illegal IBG

In a RD, SP, SF or SFD command, with IBG exceeds the specific limit before a data block or tape mark is detected, the command operation terminates abnormally with HER asserted.

In this case Unit Check and Data Not Found sense bits are set.

4.3.5 Read (RD)/Backward Read (BRD)

RD or BRD command causes the tape to be moved in the forward or backward direction and next block is read.

Data read from the tape is transferred to the controller byte by byte.

In the case of a tape mark block is detected, no data is transfered to the controller and TMD signal is asserted for 10 microseconds or prior to the trailing edge of DBSY signal.

4.3.6 Space (SP)/Backspace (BSP)

SP or BSP command causes the tape to moved in the forward or backward direction and next first block is skipped without data transfer. In the case that a tape mark is detected, TMD signal is asserted for 10 microseconds or more prior to the trailing edge of DBSY signal.

4.3.7 Space File without data (SF)/Backspace File without data (BSF)

SF or BSF commands causes the tape to be moved in the forward or backward direction until the first tape mark block is detected. These commands do not transfer data to the controller.

After the tape mark is detected, the tape stops. In this case, TMD signal is asserted for 10 microseconds or more prior to the trailing edge of DBSY signal.

4.3.8 Space File with data (SFD)/Backspace File with data (BSFD)

SFD or BSFD command causes the tape to be moved in the forward or backward direction. Data is read and transferred to the controller until a tape mark block is detected. After the tape mark block is detected, the tape stops. In this case TMD signal is asserted in the same manner as SF/BSF command operation.

4.3.9 Write (WT)

WT command causes the tape to be moved in the forward direction, and after the velocity of tape transportation reaches the specified speed and the IBG following the previous block is generated, one data block begins to be written. The data transfered from the controller is encoded and composed in data block format. The data written on the tape is read back for checking. After all data and postamble signals have been written. The IBG is generated and the tape stops. The density mode is designated by the setting of Density Select Switch and the density memory at BOT. (Refer to section 4.3.2(1) a.)

The first WSTR signal appears 40 microseconds (minimum) of DBSY signal assertion. The controller must present stable write data by this time.

4.3.10 Write Tape Mark (WTM)

WTM command causes the tape to be moved in the forward direction, and a tape mark block is written after erasing for 3.5 inches.

The tape mark block in GCR mode is composed of 370 flux reversal transitions at 9042 FRPI in tracks 1, 2, 4, 5, 7 and 8 and DC erasure in tracks 3, 6 and 9. The tape mark block in PE is composed of 250 flux reversal transitions at 3200 FRPI in tracks 1, 2, 4, 5, 7 and 8 and DC erasure in tracks 3, 6 and 9.

4.3.11 Erase

(1) Fixed Length Erase (ERS)

ERS command is used to erase the tape in a forward direction for 3.5 inch in GCR mode or 3.8 inch in PE mode. During erasing, the MTU verifies that erasure is successful. If some noise is detected in this read-after-erase check, EQC, Unit Check and Noise of sense data is set. In this case the command terminates abnormally with HER assertion.

(2) Variable Length Erase (VERS)

VERS command is used to erase the tape in a forward direction for the length designated by LWD response to WSTR pulses. The MTU performs the same read-after-erase check as ERS command.

(3) Data Security Erase (DSE)

DSE command is used to erase the tape from the current position till approximately 1 meter after EOT marker at 200 IPS tape speed. Read-after-erase check is not performed in this command. This command terminates in the EOT area.

4.3.12 Rewind (REW)

This command is initiated by REW signal assertion and is used to rewind a tape to BOT. The MTU responds to REW signal assertion asserting RWD signal. The MTU resets RDY signal and starts the rewind operation. If a tape is positioned at BOT, the MTU ignores this command initiation.

4.3.13 Unload (UNL)

This command is initiated by UNL signal assertion and is used to unload a tape until all tape is wound onto the supply reel. The MTU responds to UNL signal assertion resetting RDY and ONL signals and then starts the unload operation.

4.3.14 Set GCR Mode (S6250)

This command is used to change the density memory of the MTU to GCR mode. This command is valid only when the tape is positioned at BOT and Density Select Switch is set to Host Select mode.

In case that the tape is not positioned at BOT or Density Select Switch is not set to Host Select mode, no operation is performed in this command.

A write type command issued by the controller at BOT is executed in the density mode specified by the density memory.

4.3.15 Set PE Mode (S1600)

This command is used to change the density memory of the MTU to PE mode. This command is valid only when the tape is positioned at BOT and Density Select Switch is set of Host Select mode.

4.3.16 Loop Write-To-Read (LWR)

This command is used to verify the data path of the MTU and does not initiate tape motion. This command sequence is the same as a WT command without tape motion.

The data transferred from the controller is encoded, formatted, bypassed from the input of Write Amplifiers to the output of Read Amplifiers, deformatted, decoded and checked in the current density mode and speed mode of the MTU.

4.3.17 Sense (SNS)

This command is used to send 8 bytes of detail error information to the controller. These sense data is set when the MTU recognizes an error and is reset when any command except SNS and EXSNS is issued. Sense data table is shown in Table 4.5 and the details of the sense data is described in subsection 4.3.20.

4.3.18 Extended Sense (EXSNS)

This command is used to send 27 bytes of detailed error information to the controller the first 8 bytes of the sense data is the same data sent in SNS command. The set/reset conditions of the EXSNS data is the same in the SNS command.

Sense data table is shown in Table 4.6 details are described in subsection 4.3.20.

Byte	BIT O	1	2	3	4	5	6	7
0	Command Reject (U)	Intervention Required (U)	Drive Type	Data Check (U)	Equipment Check (U)	Command Overrun (U)	Unit Check	Corrected Error
			1	Last Co	ommand	1		
1	REV	WRT	EDIT	WFM	ERS	HISP	-	LGAP
2	Ready Status	Online Status	Rewinding Status	File Protect Status	GCR Mode	High Speed Mode	BOT	EOT
3	Tape Mark Detected	Illegal Command (C)	Not Capable (U)	Device Check (E)	Operator Failure (E)	Write Bus Parity Error (D)	No Block Detected (E)	-
4	Data Not Found (U)	Noise (E)	ID Burst Error (U)	Uncorrect- able Data (D)	Format Error (D)	Multi-Track Error (D)	No Track Pointer (D)	Error Track Pointer
			·	Error Track	c Pointer	l		
5	0	1	2	3	4	5	6	7
6	Fault Symptom Code (Upper)							
7	Fault Symptom Code (Lower)							

Table 4.5 Sense Data Table

(U) causes Unit Check, (C) causes Command Reject, (E) causes Equipment Check, (D) causes Data Check.

Labre 4.0 Excended Sense dat	Table	4.6	Extended	sense	data
------------------------------	-------	-----	----------	-------	------

BYTE	BIT O	1	2	3	4	5	6	7
0								
7				Same as Sense D	ata 0-7			
8			Sub-Fault	Symptom Code (Mos	t Significant Byt	e)		
9		· · · · · · · · · · · · · · · · · · ·		Sub-Fault Sympt	om Code			
10	·			Sub-Fault Sympt	om Code			
11			Sub-Fault	Symptom Code (Lea	st Significant By	rte)		
12				Servo Error	State			
13		· · · · · · · · · · · · · · · · · · ·		Device Error	State			
14	Start Read Check	End Data Check	Postamble Error	Crease Detected	IBG Detected	Early Begin Read Back	Slow Begin/ End Read Back	SAGC Check
	(F)	(F)	(F)	(F)	(F)	Check (F)	Check (F)	(NOTE 3)
15	VRC Error	CRC Error	Sker Error/WTM Error (NOTE 4)	Miscellaneous Error (UCE)	Write Trigger VRC	Write Data Parity Check	Velocity Change	Envelope Check
16		(002)		File Reel dia	meter	(DCE)		
17		······································	****	Machine reel d	iameter			
18	·			Device comman	d code			
19	· · · · · · · · · · · · · · · · · · ·		Pre	sent device micro	program state		·	
20	Tacho counter (high order)							
21	Tacho counter (low order)							
22	DVREQ register							
23			-	Reserved				
24		*		MECHSNS regi	ster			
25		······		DVTYPE regi	ster		· · · · · · · · · · · · · · · · · · ·	-
26	ECLVL register							

(NOTE) 1. (F) means the cause of Format Error in Sense Byte 4.

- (UCE) means the cause of Uncorrectable Error in Sense Byte 4.
 In Write command
 - This is the cause of ID burst Error in Sense Byte 4. In Read command
 - This is the cause of Data Check or Equipment Check.
- 4. In Write Tape Mark command
 - This indicates WTM Error.
 - In Write command
- This indicates Skew Error and the cause of Uncorrectable Error.
- 5. As for the other Extended Sense Data, refer to CE Manual.

.

4.3.19 Sense byte

The M244X series has 27 bytes of sense data which indicate the detail error conditions. These sense bits are set in Sense Byte registers when the MTU detects an error.

Eight bytes of sense data are sent to the controller in SNS command and 27 bytes of sense data including the above 8 bytes of sense data are sent in EXSNS command. The sense data are reset when commands other than SNS and EXSNS are initiated and are not reset by the execution of SNS or EXSNS command.

The 8 bytes of sense data sent in SNS command are useful for Field Engineers to maintain this MTU. The other 19 bytes of sense data is useful for Field Engineer to investigate a trouble in the MTU.

4.3.20 Description of each sense byte

- (1) Sense byte 0
 - a. Bit 0 Command Reject (CRJ)

This is set in the following cases. - When any write type command is initiated to a file-protected MTU.

- When any backward type command except RWD and UNL is initiated to the MTU when a tape position is at BOT.
- When a undefined command is issued.

b. Bit | Intervention Required (IRQ)

This indicates intervention should be required for this recovery, and is set in the following cases.

- When the MTU is in offline.

- When the MTU goes offline during the command operation.
- c. Bit 2 Device Type

This indicates the MTU has GCR mode capability and is always true in this MTU.

d. Bit 3 Equipment Check (EQC)

This indicates the command operationis initiated by incomplete because an error condition. In this case the position sensing may be lost, i.e. the stop position may be in a data block or in an incorrect IBG position.

This is set in the following cases.

- When bit 3 Device Check, bit 4 Operator Failure or bit 6 No Block Detected in Sense Byte 3 is set.
- When bit 1 Noise in Sense Byte 4 is set in an erase operation.
- When the MTU goes offline in the command operation.
- When the MTU goes File Protected in the write type command operation.

e. Bit 4 Data Check (DCK)

This is set in the following cases.

- When bit 5 Write Bus Parity Error in Sense Byte 3 is set.
- When bit 3 Uncorrectable Data, bit 4 Format Error, bit 5 Multi-track Error or bit 6 No Track Pointer in Sense Byte 4 is set.
- f. Bit 5 Command Overrun (COVR)

This indicates the command operation was interrupted by the next command initiation.

In this case the command operation may not be completed.

g. Bit 6 Unit Check (UCK)

This is always set in the case of HER assertion and indicates the MTU has sense data.

- This is set in the following cases.
- When bit 0 Command Reject, bit 1 Intervention Required, bit 3 Data Check, bit 4 Equipment Check or bit 5 Command Overrun in Sense Byte 0 is set.
- When bit 2 Not Capable in Sense Byte 3 is set.
- When bit 0 Data Not Found or bit 2 ID Burst Error in Sense Byte 4 is set.
- When BOT is detected in the backward command operation without REW and LINL.

The details of the above error are indicated in other sense bytes. Fault Sympton Code in Sense Byte 6 and 7 are useful for analyzing the cause of the error.

h. Bit 7 Corrected Error (COR)

This is set in the following cases.

- One track error correction was performed during GCR write operation or PE read operation.
- One or two track error correction was performed during GCR read operation.

This is not the cause of HER, but HER may be also asserted in spite of the above correction.

(2) Sense byte 1

This Sense Byte indicates the last command. (Bit 6 is not yet defined.)

(3) Sense byte 2

This Sense Byte indicates the current MTU status, and all bits are the same signals as interface lines.

a. Bit O Ready Status (RDYS)

This indicates the addressed MTU is in ready and online status.

b. Bit 1 Online Status (ONLS)

This indicates the addressed MTU is in online status.

c. Bit 2 Rewinding Status (RWDS)

This indicates the addressed MTU is rewinding.

d. Bit 3 File Protect Status (FPS)

This indicates Write Enable Ring is removed from the back of the file reel and any write operation cannot be performed.

e. Bit 4 GCR Mode (GCRM)

This indicates the addressed MTU is in GCR mode.

f. Bit 5 High Speed Mode (HSPM)

This indicates the addressed MTU is in high speed mode.

g. Bit 6 BOT (Beginning Of Tape)

This indicates the tape is positioned at BOT.

h. Bit 7 EOT (End Of Tape)

This indicates the tape is positioned on or past EOT marker.

(4) Sense byte 3

a. Bit O Tape Mark Detected (TMD)

This indicates a tape mark block has been detected.

b. Bit 1 Illegal Command (ILGC)

This is set in the following cases, and in this case, CRJ and UCK in Sense Byte 0 are also set.

- When a backward type command except REW and UNL is initiated at BOT.
- When a write type command is initiated to the file protected MTU.
- c. Bit 2 Not Capable (NCP)

This is set when the tape written in NRZI mode has been read. In this case, UCK is also set.

d. Bit 3 Device Check (DVCK)

This indicates the transport controller in the MTU detected an error. The details are indicated in Fault Symptom Code of Sense Byte 6 and 7. In this case, EQC and UCK are also set.

e. Bit 4 Operator Failure (OPF)

This indicates some manual intervention has been performed in the command operation or load sequence. In this case, EQC and UCK are also set.

f. Bit 5 Write Bus Parity Error (WBPE)

This indicates a parity error was detected in the Write data sent from the controller. In this case DCK and UDK are also set. This bit will not be set if no parity checking is jumpered.

g. Bit 6 No Block Detected (NBLK)

No data block was detected after writing data block in WT command mode. In this case EQC is also set.

h. Bit 7 Not used

- (5) Sense byte 4
 - a. Bit O Data Not Found (DTNF)

This indicates neither data block nor tape mark block has been detected through more than 4.5 m at GCR or more than 7.6 m at PE in a forward read type command such as RD, SP, SF and SFD. In this case, UCK is also set.

b. Bit 1 Noise (NOIS)

This indicates some noise was detected in an erase operation. In this case, EQC and UCK are also set.

c. Bit 2 ID Burst Error (IDBE)

This indicates ID burst and ARA burst (GCR) was not correctly written at BOT in a write type command operation. At this time UCK is also set. For this error recovery, the same command should be again issued after REW command is issued and completed.

d. Bit 3 Uncorrectable Data (UCD)

This indicates the data could not be correctly read and is in a uncorrectable condition. The details are indicated in Fault Symptom Code. In this case, DCK and UCK are also set.

e. Bit 4 Format Error (FMTE)

This indicates preamble, postamble or other format signal of data block could not be correctly detected. The details are indicated in Fault Symptom Code and in Sense Byte 14. In this case, DCK and UCK are also set.

f. Bit 5 Multi-Track Error (MLTE)

This indicates two or more error track pointers were detected during PE read/write operation or GCR write operation. In this case, DCK and UCK are set. This also indicates three or more error track pointers were detected during GCR read operation. In this case, neither DCK or UCK may be set.

g. Bit 6 No Track Pointer (NPTR)

This indicates a data error was detected but no error track pointer could be detected at that time. In this case, UCE, DCK and UCK are also set.

h. Bit 7 Error Track Pointer P (ETP)

This indicates a data error or hardware pointer such as phase error, drop-out and excessive skew is detected in Parity Track.

(6) Sense byte 5

This sense byte indicates error track pointer 0-7 corresponding to each bit.

(7) Sense bytes 6 and 7

These sense bytes indicate two bytes of Fault Symptom Code. Details of Fault Symptom Code are shown in Chapter 5.

(8) Sense bytes 8-11

These sense bytes indicate four bytes of the Sub-Fault Symptom Code. In the case that EQC is set and upper four bits of Fault Symptom Code is '1100', this indicate a Fault Location Code. In another case, these indicate the contents of the registers corresponding to the error as error informations.

(9) Sense byte 12

This sense byte indicates a Servo Error which is in the sequence ID of the microprogram servo control at the time of the error occured.

(10) Sense byte 13

This sense byte indicates a Device Error which is in the sequence ID of the microprogram device control at the time of the error occured.

(11) Sense byte 14

Each bit of this sense byte indicates main details of the FMTE. When any of these bits except bit 7 is set, FMTE, DCK and UCK are also set.

a. Bit 0 Start Read Check (SRDC)

This indicates the beginning mark of the preamble could not be correctly detected after detecting the data block in read/write operation.

b. Bit 1 End Data Check (EDC)

This indicates the IBG could not be detected within the specific limit after detecting the beginning of postamble.

c. Bit 2 Postamble Error (POSE)

This indicates abnormal format data was detected in the postamble.

d. Bit 3 Crease Detected (CRSD)

This indicates IBG or drop-outs in five tracks or more were detected before detecting the postamble in read operation.

e. Bit 4 IBG Detected (IBGD)

This indicates IBG or drop-outs in five tracks or more were detected when writing data.

f. Bit 5 Early Begin Read Back Check (EBRC)

This indicates the beginning of the data block was read back prior to the specific limit after starting to write data.

g. Bit 6 Slow Begin/End Read Back Check

This indicates the beginning or the end of data block was not read back within the specific limit after the end of writing data.

h. Bit 7 SAGC Check

This indicates the read amplitude setting using ARA burst failed or ARA burst could not be correctly written. In case of write type command IDBE and UCK are also set.

In case of read type command DCK and UCK or EQC and UCK are also set.

(12) Sense byte 15

Each bit of this sense byte indicates mainly parts of the cause of UCE. When any of these bits except bit 2 and bit 7 is set, UCE, DCK and UCK are also set.

a. Bit O VRC Error (VRCE)

This indicates parity error of data was detected and could not be corrected.

b. Bit 1 CRC Error (CRCE)

This indicates error of CRC (Cyclic Redanduncy Check) character generated with data was detected during read/write operation.

c. Bit 2 Skew Error (SKWE)/Write Tape Mark Error (WTME)

This indicates an excessive skew of data was detected in WT command operation. In this case, UCE, DCK and UCK are also set. This also indicates WTM command operation failed. In this case, DCK and UCK are also set.

d. Bit 3 Miscellaneous Error (MSCE)

This indicates parity error of data through read/write data path was detected during read/write operation.

e. Bit 4 Write Trigger VRC (WVRC)

This indicates the write triggers have incorrect parity during write operation.

f. Bit 5 Write Data Parity Error (WDPE)

This indicates parity an error of input data was detected during write operation.

g. Bit 6 Velocity Change (VLCG)

This indicates the tape speed tolerance exceeded the specified limit during write operation.

h. Bit 7 Envelope Check (ENVC)

This indicates drop-out in one track was detected during read/write operation. This does not cause any error.

(13) Sense bytes 16 \sim 26

These bytes describe the state of the internal registers.

4.4 Microprogramming

4.4.1 General description

The microprogramming in this unit consists of four divisions. They are:

- 1. Device control program(0000-0FFF, phase A)2. Formatter control program(1000-1FFF, phase A)3. Servo control program(2000-2FFF, phase B)
- 4. Interface control program (3000-3FFF, phase C)

Each address range is 4K words (12 KB). They are time shared programs that run the following phase sequence: Each cycle time is 500 nanoseconds. A, C, B, C, A, C, B, C,



The device control and formatter control program are switched alternatively by the software themselves.

All program is written in three 128-KB EPROMs.

4.4.2 Micro instructions

The instruction of this unit consists of the calculation and conditional jump type command.

Each of the instructions is 24 bits long.

23	16 15	4 8	7 0
REGISTER	1	FUNCTION	OPERAND

Calculation type command

23 22		16 15 14		2 1 1	0
С	REGISTER	0	BIT	JUMP ADDRESS	

Conditional jump type command

4.4.3 Interrupt processing

The interrupt of each phase is available from hardware and another phase software.

- 1. Phase A: Device/Formatter control program Software interrupts are caused from the Interface program as a command and from the servo program as a fault of servo control.
- Phase B: Servo control program Hardware interrupts are caused from idler tachometer pluses to measure duty cycle for tape speed. Software interrupts occur from phase A to display a fault symptom code.
- 3. Phase C: Interface program Hardware interrupts are caused from interface signals and CE tester panel.

4.4.4 Sequence control

The sequence control program controls the tape motion for read/write control, receives a device command from the interface program and sends servo commands to the servo program to move tape.

This program also operates the loading, Rewinding and Unloading sequences. It switches to the formatter program after the tape position and tape speed are correct in a read or write type command.



General flow of the sequence control program

4.4.5 Servo control

The servo control program receives a servo command from the sequence control program, then it controls reel motor currents to give correct tape tension, position, speed, and acceleration.

It also displays error codes to 2 digit-LEDs on the operator panel. General flow is as follows.



4.4.6 Formatter control

(1) Introduction

The microprogram will jump into the formatter control from the sequence control after tape speed reaches the specified speed. The sequence control program decides the routine to jump to by the command. There are several routines (shown below) in the formatter control program.

- BOT routine (Write/Read)
- Write block routine
- Write tape mark erase routine
- Loop write to read routine
- Read, space and space file routine
- Some diagnostic routines

The formatter control program makes the formatter hardware and VFO start. During the command execution, the timing of formatter control signals and the format signals which are generated from the read data are checked. After the detection of IBG, the errors checked by the hardware are checked by the program and if any error occur, the Fault Symptom Code is generated.

After all errors are checked, the microprogram returns to the sequence control routine to stop the tape motion.

- (2) BOT routine
 - (a) Write type command

When the write type command except loop write to read is issued at BOT, the density identification burst (ID-burst) is written at the BOT area. The density is determined by the density select mode of the densitory memory.

If the density indicates 6250 bpi by command or the panel, the automatic read amplification burst (ARA-burst) is written after ID-burst. During writing ARA-burst, the gain for each track is adjusted by the output level of read head.

Two sets of read amplifier gain counters are provided because of dual speed. At 6250 bpi mode, the ID and ARA-burst are written twice. When the speed is low speed, the ID and ARA-burst are written at high speed and the tape is rewound to BOT. The speed is set to low and again the ID and ARA-burst are written. After the operation the ID and ARA-burst, the initial IBG (about 15cm: GCR, about 45cm: PE) is generated and the data block or tape mark is written. If the command is data security erase, ID or ARA-burst are written like a write command.

If the ID-burst length is not enough, HER is asserted and ID-burst error is set in the sense byte. If the gain control of the read amplifier at ARA-burst is incomplete, HER and ID-burst error are set.

(b) Forward read type command

When the forward read type command is issued at BOT, the density identification burst will be checked to adjust the control signals of the formatter or VFO to the density of the tape. Even if the density mode of the operator panel indicates 6250 mode, the tape written at PE mode can be read.

If no ID-burst is detectd, HER is asserted with UCK and not capable bits in the sense byte. When the GCR ID-burst is detected, then ARA-burst is read and SAGC operation is done as in the write operation. ID and ARA-burst are read in both speed same as in the write operation. After the operation in the BOT area, the next data block will be read.

If the gain control of the read amplifier was incomplete, HER is asserted and EQC and SAGCE are set in the sense byte.

(3) Write routine

At the start of this routine, DBSY is asserted. The microprogram initiates the hardware to start the data transfer. After a few bytes of data were transfered, the data is written. The microprogram checks many kinds of timings such as early begin, slow begin or slow end read back check and also checks format errors that are detected by the hardware. After the IBG is detected, errors detected by the read after write hardware are checked and if any errors occur, HER is asserted and a sense bit is set in the sense byte.

If the command is loop write to read, tape does not move and early begin, slow begin read back check and tape speed are not checked.

(4) Write tape mark and erase routine

(a) Erase

When write tape mark or erase fixed length command is issued, the tape is moved in the forward direction about 10 cm (3.5 inches) long. Data on the tape is erased by the erase and write heads. When an erase variable length command is issued, the microprogram and write formatter hardware will perform the same as in write a operation. But no data is written on the tape and the erase length is controlled by the LAST WORD signal.

(b) Write tape mark

After a fixed length erase operation, the tape mark pattern is written on the tape and checked by the read circuit.

(5) Read, space, space file routine

(a) Read

The microprogram makes the read formatter and VFO ready to read and waits for the beginning of the data block or tape mark block. If any data or tape mark block is not detected in about 4.5 meter (GCR) or 7.6 meter (PE) long, HER is asserted and UCK and data not found bit are set in the sense byte.

When the beginning of a data block is detected, the program waits for the end of the preamble, the beginning of postamble and the IBG. At the end of preamble, the slice level of the read amplifier is set to 0% and at the beginning of postamble it is returned to the normal read level.

During the process of the data block transfer, the microprogram checks for format errors. When a IBG is detected, the errors which were detected by the hardware are checked by the program. If any error occur, HER is asserted and the FSC sense bits are set in the sense byte.

(b) Space

On this command, the microprogram waits for the beginning of a data block or tape mark block. Long IBG is checked, if the block is detected, it is skipped without any data transfer.

(c) Space file

On this command, the microprogram repeats a space operation until the tape mark is detected.

If the command is space file with data, the microprogram repeats the read operation in stead of the space operation.

During the space file with data operation, HER or CER is set and reset by every data block.

When the tape mark is detected, File Mark signal is asserted and TMDET bit is set in the sense byte.

(d) Backward read type

If the command is the backward read type command, the microprogram waits for the beginning of the data or tape mark block or BOT or ARA, ID-burst. Long IBG is not checked.

4.4.7 Interface control

(1) Introduction

The interface control microprogram is composed of four parts as below.

- Power On diagnostics
- Interface support
- Field Tester support
- Operator panel diagnosis support
- (2) Power on diagnostic routine

When the power is turned on and the hardware goes active, the power up diagnostics are initiated.

The microprocessor and some interface control registers are checked. If any error is detected, FSC is displayed on the operator panel. At this time, if the RESET key is pressed, the power on diagnostics is return. If an error is not detected, the microprogram jumps to the idle loop of the interface support routine and will mount for a tape to be loaded.

(3) Interface support routine

In this routine, the program waits for the command initiation. If the initiate command (GO) pulse is detected, the command is decoded and checked. If the command is Sense, the interface control program executes the sense operation. If the command is mode set command such as set high speed or set 6250 rpi, the control bit in the work register is set. In the case of the other command, the code is converted to the other code which is used between the interface and sequence control program.

If the command is a read, write or motion command, the converted code is transfered to the sequence control and the interface control waits for the command completion.

(4) Field Tester support

When the field tester is connected, the program is trapped in the mode change from online to offline.

The program looks at the SSS switch and when it is pushed, the code of switch 0 \sim 7 is converted as the interface support routine. At the normal command, the statical records are stored in the work register.

(5) Operator panel diagnosis routine

Refer to Appendix B.

- 4.5 Circuit Description
- Note: The location and the nick name of printed circuit assembly is shown in Appendix C. Please refer to the Appendix if necessary.

4.5.1 PCA 'MPU' --- Microprocessor

This device contains a microprocessor. The tape drive and interface devices are controlled by firmware.

(1) Configuration

Figure 4.5.1 shows the configuration of the microprocessor. The control program for the microprocessor is stored in ROMs (Read Only Memory). The ROM can store 16K words. (One word size is 24 bits.)

The micro instructions are all one word size. Micro instructions are read one by one controlled by the address counter, and set in the read register.

The micro instructions are classified to arithmetic instructions and branch instructions. Branch instructions change the address counter contents depending upon the value of the external register. When the prescribed condition for an external register is met, the address counter value is changed depending upon the external register value.

When a branch instruction is set in the ROM Read register, the contents of the specified external register is read (the register is selected by the external register bus); the value is then set in the first register. The address control circuit, referencing the contents of the register, determines whether to branch or not. When branching, the address control circuit sets a destination address for jumping; when not branching, it increments the address counter by one.

When executing an arithmetic instruction, an specified register pointed by the read register is selected from the group of external registers, and then the content is stored in the first operand register.

Similarly, another specified register pointed by the read register is selected from the group of external registers, and the content is stored in the second operand register. The eight-bit arithmetic and logical unit (ALU) then performs operation on the data in the first and second operand registers, and stores the operational result in an external register. The type of arithmetic operation (logical sum, addition, etc.) is selected by the 8 bits of the read register.

The output of ALU is stored to the same external register that had been selected as a first operand.

(2) External registers

The external registers occupy 256 bytes of memory and consist of registers, counters, input ports, and RAM.

The microprocessor can access the external registers byte by byte using the register selection address.

The register output are sent to interface circuits and motor drive circuit as the output port of the microprocessor. The input port are connected to various sensor signals and switch signals from the operator panel.

The field tester allows observation of a specific byte of the external registers. (Set the register selection address in switches 0 to 7, and press the CNT key; the content of the specified byte will be displayed on LEDs 0 to 7.)

(a) Idler tachometer circuit

The idler tachometer generates two-phase tachometer pulses. When the tape is running in the forward direction, tachometer pulse A is in the leading phase, and when the tape is running in the reverse direction, pulse A is in the lagging phase.

The idler tachometer circuit, receiving the two-phase tachometer pulses, generates QTP (quarter tachopulse) and BKROT (backward rotation) signals. The QTP signal is generated at every transition of the tachometer pulse; the signal is used to measure the distance of tape movement.

The BKROT signal indicates the direction of tape transport. (See Figure 4.7)



Figure 4.7 Idler tachometer circuit



Figure 4.6 Microprocessor configuration

(b) Q counter

The Q counter, a 16-bit reversible binary counter, is used to count QTP pulses. Since the BKROT signal changes the polarity of the Q counter from "counting up" to "counting down" and vice versa, the counter can be used to measure the distance of tape moves. The Q counter is pressed to X'8000' when the block read operation is complete.

(c) F/M counter

This counter, a 16-bit reversible binary counter, counts QTP pulses. The counter changes its polarity from "counting up" to "counting down" and vice versa on BKROT signal. The F counter is preset at every transition of the file reel tacho pulse, and the M counter is reset at every transition of the machine reel tacho pulse. The F/M counter value immediately before resetting is sampled by the microprocessor, and used to calculate the diameter of the tape on both reels.

(d) A/B counters

The A/B counters, eight-bit binary counters, are used for counting clock pulses and thus function as a timer. A pair of A/B counters are allocated for each of IF, DV, and SV phases.

These counters are preset by the microprocessor to a certain value, and incremented by one at each clock pulse. When the counter value becomes X'FF', the overflow flag is set and counting stops.

(e) Parameter tables

A 64K-bit ROM and a nonvolatile RAM are referred by the microprocessor. The 64K-bit ROM is used by the servo program as a "loop-up table" to calculate the reel motor current. The nonvolatile RAM is used to store the gain of the read circuit, the slice level of the BOT/EOT sensor, etc. These parameters are held when the power is turned off.

(f) RAM

A total of 448 bytes of RAM is used as external registers for the microprocessor. The register address locations X'40' through X'7F' are shared by all of the IF, DV and SV phases. Any of these phases can write into or read from these locations. Address locations X'80' through X'FF' are provided independently for each phase (IF, DV, or SV phase); an address location written/read by the IF phase, for example, cannot be written/read by the DV phase. (See Figure 4.8.)

Register selection address



Figure 4.8 Configuration of external registers

The microprocessor concurrently execute the IF, DV, and SV phases through time-sharing. The IF phase processes the interface control with the host system and executes a diagnostic program in offline mode. The IF phase program is approximately 4K words in size, and 1.0 μ sec/word in execution speed.

The DV phase receives commands from the IF phase, controls read/write circuit, and instructs the SV phase the execution of tape operation. The DV phase program is approximately 8K words in size, and 2.0 $\mu sec/word$ in execution speed.

The SV phase receives signals from sensors and the operator control panel, and controls the reel motor via a servo circuit. The SV phase program is approximately 4K words in size, and 2.0 $\mu sec/word$ in execution speed.

Figure 4.9 shows the relationship of the phases and control blocks.



Figure 4.9 Microprogram and control block

- 4.5.2 Interface
- (1) Introduction

The interface hardware has two functions. One is the control function for the interface protocol, and another is the data transfer control function.

- (2) Hardware about the protocol
 - i) Formatter address, transport address 0, 1

These signals are compared with the value of the switch setting located PCA 532481U, IC location AA7. The drive address is determined by these three signals.

ii) Command pulse and status control

The initiate command, rewind and offline pulses are latched by the hardware. Formatter busy status is asserted when the initiate command pulse is received and command code is latched. Rewinding status is asserted and ready status is reset when the rewind pulse is received.

When the offline pulse is received, rewinding status is set and ready status and online status are reset. The ready status and online status are set and the rewinding or the formatter busy status are reset by the microprogram. The corrected error status is generated by the formatter when the 1 or 2 track correction is detected.

The other status are set or reset by the microprogram.

(3) Data transfer control

When the microprogram initiates the data transfer and the formatter is ready to transfer, Write Strobe or Read Strobe is generated and transfered to the host adaptor.

The interval between strobes is limited. If the command is a write operation, minimum interval of the Write Strobe is 4 clocks of the formatter clock. (ex. $1.47 \mu s$ at GCR 100 ips)

The data transfer is ended by the last word signal at the write operation. In the read operation it is ended by detecting the block end signal.

4.5.3 Formatter

- (1) Write control
 - (a) Format/Deformat clock

As shown in Table 4.6 the clock cycle of the format/deformat circuit varies with the tape speed and recording density. The number of clocks per bit cell are 3τ in 6250 mode, 6τ in 1600 mode.

Fable 4.7 Fo	rmat/Deformat	Clock
--------------	---------------	-------

Speed (IPS)	Mode (RPI)	Full Clock (ns)	Half Clock (ns)
100	6250	368	184
100	1600	1041	521
	6250	2944	1472
12.5	1600	8328	4170

Timing is controlled by the C and D counters. The relation-ship between C, D counters and bit cells is shown in Figures 4.10 and 4.11. The C-counter is operational during idle scan status also.







Figure 4.11 C, D counters in 1600 mode

(b) Start write operation

Write processing is started when MP sets a Write OK signal (WOKA). As soon as the WOKA signal is set, the WOKD signal is synchronized with the formatter clock. The D counter starts as soon as WOKD signal is set. At this stage, the format counter starts. The Write format is controlled by this format counter. Now WOKDD signal is set as in D4 (D Counter) timing as follows: FCO (Format in 6250 mode), FCI (in 1600 mode). The Write clock sent to write amplifier is gated by WOKDD signal.

(c) Format control

Write operation of preamble, postamble and data field are controlled by the format counter and the group counter is used to count data groups.

Table 4.8 Format counter

Format <u>C</u> ounter	6250	1600
FC 0	TERM	PREA ALL"0" x 1
FC 1	SECOND	PREA ALL"O" x 1
FC 2	SYNC	PREA ALL"O" x 38
FC 3	MARK 1	PREA ALL"1"
FC 4	DATA GROUP	DATA
FC 5	MARK2	-
FC 6	END MARK	POSA ALL"1"
FC 7	RESIDUAL A	POSA ALL"O" x 1
FC 8	RESIDUAL B	POSA ALL"O" x 1
FC 9	CRC A	POSA ALL"O" x 1
FC10	CRC B	POSA ALL"0" x 1
FC11	MARK2	POSA ALL"0" x 1
FC12	SYNC	POSA ALL"O" x 32
FC13	SECOND	POSA ALL"0" x 1
FC14	TERM	POSA ALL"0" x 1
FC15	(WOK RESET)	POSA ALL"O" x 1



Figure 4.12 Data format

B03P-5325-0100A...02

4 - 28

-

(d) Data bus

The Write data received from the channel is entered into the transfer buffer when the WTXB signal obtained by delaying DXFP signal by lr is set ON. First DXFO signal is set by the microprogram, and after data is stored in the transfer buffer and the WOK signal is set. Only then the write operation is started. First preamble is written, and data is read out from the buffer at C2 timing after format counter becomes "4" and RO + IW signal becomes "1". The data read out from the buffer is entered into CRC LSI.

In CRC LSI the data passes through Write Bus Multiplexor. Here ECC characters, padding characters etc. are added and is output from the LSI on the bi-direction bus. The relationship between Selector signals WBSL1, 2, 4 on Write Bus Multiplexor and WDATO ~ 8 signals is shown in Table 4.9.

When WBSL1, 2, 4 are all 'l', CRC Check circuit status passes through Write Bus Multiplexor instead of Write data.

The parity bit of Write data obtained from Write Bus Multiplexor output is compared with the parity bit from the buffer out register. If they do not match, the Write Bus Out Check signal (WTBOC) is set to 'l'.

WBSL 421	Input data	WDATX Description
000	"0"	Padding Character
001	XBOx (Transfer Buffer Output)	Data Character
010	ECC Register	ECC Character
011	CRC Register	Aux, CRC Character
100	WCRC Register	CRC Character
101	MD7, MD32 Register	Regidual Character
110	"1"	1600 mode Preamble, Postamble All '1'
111	CRC Check Circuit Error	Data Sensed by the Microprogram, CRCST Register

Table 4.9 Write bus selection

Transfer Buffer input data is subject to parity check in CRC LSI. Parity bit is not generated but bit 8 in Bus Out register (BO reg.) is entered to the transfer buffer.



Figure 4.13 Transfer buffer and write bus selection

(e) Write modulation circuit

In 6250 bpi mode, the data output from the Write Bus Multiplexor is fed to WRT LSI. The first four bits is one subdata group and are set in the sub-group register. The four bit data is converted into five bits and is sent in parallel in the five-bit shift register. The data is then read out serially and fed to the modulation register. The data from the modulation register is placed in a JK flip flop, the JK flip flop generates NRZI data.

The MSEL signal is set to 'l' for Writing SYNC, MARK1, MARK2, TERM, SECOND and END MARK. In this case the FMO ~4 signal is preset in the shift register instead of 4-5 conversion data.

INHCC signal in the data field is set ('1') when DMW mode is specified. At this stage, subgroup register bits 1, 2 (CVR1, 2) are also set to '1' simultaneously. All '0' is set in the serializer to inhibit entry of subdata group. If INVLD signal is ON under the above conditions, all '1' is preset and invalid code of all '1' is entered in its subdata group.

When a Mask is specified, the modulation register output is gated and all '0' is entered.

If inhibit preamble or inhibit postamble is specified, the IHAMB signal is set to 'l' during preamble or postamble processing and the modulation register output is gated as in Mask processing.

In 1600 bpi mode, MSEL signal is set to 'l' when the format counter is between 0 \sim 2 or 7 \sim 15. When the counter is 3 or 4, 'l' is set in the lower two serializer bits. MSEL signal is '0' when the format counter is 3, 4, or 6. At this stage the data from Write Bus Multiplexor is set in the subgroup register, bits 3 \sim 4 are subjected to PE conversion and are set in the lower two serializer bits if D4 signal is 'l'.



Figure 4.14 Write modulation circuit (one track)

Parity check on Write Modulation Waveform is carried out when the Write Pulse is '2' (WRPL signal) and ALLWT signal is '0'.

In 6250 mode, the 9 track parity at the end of NRZI subdata group (D4 signal = 'l') comforms with predetermined conditions. The subdata groups of residual data and CRC data have Odd parity. While the subdata group of the data has even parity. SYNC in the Mark field is a repeatation of Even and Odd parities. Other Mark fields may have uniform parity depending how they are entered.

In 1600 rpi mode, when, the subdata group of the data is transferred, a check is executed to confirm Odd parity after inverting the phase. At PE Mode, data is 'l' when Write Modulation Wave change to 'O' from 'l'. So, data 'l' is checked to be level 'l'.

(g) Read control

The operation of Read and Read Bachward commands, and Read after write check will be described in this section. The Bus In Data (RDDTO \sim 8) passes through the analog circuit, and is converted into Modulated Data (DEMDO \sim 8), Read Clock (SRICO \sim 8), Phase Error (PHEO \sim 8) and Peak Pulse (AMPSO \sim 8) signals respectively.

As shown in Figure 4.15, the signals are transfer to Read Circuit for detection of blocks, format check, modulated data, check data and error correction.

The Mark detection circuit, Skew detection circuit and 5-4 conversion circuit correspond to three tracks each for and are made up of 3 LSIs.

Pointer circuits are made of three LSIs (3 tracks) while the error correction and detection circuits consist of one LSI each.



Figure 4.15 Read block diagram

(h) Time sense

As soon as the Read OK signal (ROK) is set, the Peak Pulse signal (PEKP0 \sim 8) which is the differential signal from the Bus (DVBIO \sim 8) is generated.

In 6250 mode, if the peak pulse is detected for ten bit cells period, Time Sense signal (TSNSO \sim 8) is set. On the other hand, if the peak pulse is not detected for 5 bit cells period, the Time Sense signal is reset. In 1600 bpi mode, the time period for setting Sense signal is 5 bit cells and for resetting is 2.5 bit cells.

The time sense values of each tracks are decoded to generate Clock Detection (DBOB), IBC Detection (DIBG) or Tape Mark Detection signals (DTM). Signal detection logic is shown below in the form of a logical equation.

TSNSO ~ 8 shows 0 ~ 8 .

 $DBOB = (4.1.3+6.2.7+0.8.5) \cdot (4+1+3) \cdot (6+2+7) \cdot (0+8+5)$

DIBG = $\overline{0}, \overline{1}, \overline{2}, \overline{3}, \overline{4}, \overline{5}, \overline{6}, \overline{7}, \overline{8}$

DTM (For Write) = $0.\overline{1}.2.\overline{3}.\overline{4}.5.6.7.8$

DTM (For Read in 1600 rpi mode) = $\overline{1.3.4}(2.6.7+0.5.8)$

DTM (For Read in 6250 rpi mode) = 1.3.4 {2.6.7.(0+5+8)+ (2+6+7).0.5.8}

DARA (For Write) = $\overline{0.1.2.3.4.5.6.7.8}$

DARA (For Read) = $\overline{0.5.8}$ {1.3.4(2+6+7)+(1+3+4).2.6.7}

DNOIS = 0.4.6+1.2.8+3.5.7+(0+4+6)(1+2+8)(3+5+7)

(i) Block format check

The following will be described in this section:

- a) HNIS signal for identifying a block in Write mode, and Back Read type command after Write command.
- b) HBLK signal for detecting a block in Read type command.
- c) HTM signal for detecting a Tape Mark.
- d) EPOSA signal that resets the PHOK signal.
- e) End Data Check Counter.
- f) Start Read Check Counter.
- g) Slip Check Counter.
- h) Noise Check Counter.

When the DBOB signal is set to 'l' upon decoding the time sense, it is counted to WOSI signal set to 'l' upon decoding the time 6250 BPI mode and l bit cycle in 1600 BPI. As soon as a carry is generated at 12th clock time HBLK signal is set along with PHOK signal. The Read circuit is activated as soon as the PHOK signal is set to '1'. The PHOK signal is reset and the Read circuit is cleared when the bit cell count shown in Table 4.10 is completed after postamble is detected and EPOSA signal is set to '1'.

Just as the HBLK signals etc, HNIS, HTM, EDDCK, STRDC, NOISC and SLIPC signals are countered by WOS1 \sim WOS16 signals. They are reset by bit cells shown in Table 4.10.







Unit: bit cell

	6250 Mode	1600 Mode	800 Mode
C0	1 .	1/2	1/4
WOS1	2	1	1/2
WOS4	4	2 [·]	1
WOS8	8	4	2
WOS16	16	8	4

Figure 4.17 Check count values of block format

	-						
HNIS	GCR	Write Read	46 ± 2 22 ± 2	Counts DNOIS signal			
	PE	Write Read	23 ± 1 11 ± 1	Counts DNOIS Signal			
	GCR	-	25 ± 1	Counts DBOB signal			
IIDEK	PE	-	12.5 ± 0.5				
117714	GCR	Write Read	304 ± 8 42 ± 2	Counts DTM signal			
HIM	PE	Write Read	84 ± 4 21 ± 1				
EPOSA	GCR	Write Read	34 ± 2 6 ± 2	Set if POSA are detected in series for the bit cells on the left			
	PE	Write Read	31 ± 1 21 ± 1	the feft.			
EDDCK	GCR	Write Read	88 ± 8 248 ± 8	Set if DIBG signal is not turned ON upon expiration of the bit coll period (montioned			
	PE	Write Read	20 ± 4 36 \pm 4	on left) after starting EPOSA Count.			
STRDC	GCR	Write Read	120 ± 8 168 ± 8	Set if PREA signal is not detected upon expiration of			
	PE	Write Read	52 ± 4 63 ± 4	the bit cell period (Noted on the left) after detecting HBLK.			
NOISC	GCR	-	1084 ± 4	Set if DBOB is detected with			
	PE	_	192.5 ± 0.5	the bit cell period (noted on the left) after WOK signal			
	-20% for RW Head Gap						
SLIPC	GCR		1448 ± 4	Set if DNOIS signal is not			
	PE	-	268 ± 0.5	period (noted on the left)			
	+7% for RW Head Gap			arter WUK signal.			

Table 4.10 Check values of block format

(j) Deskewing buffer

Modulation data is set in the deskewing buffer after synchronization with formatter clock. Phase Error Detection signal is stored at the same time as the data.

Data is entered into the buffer trackwise. However, it is read out simultaneously. The buffer capaicty is equivalent to 32 bit cells.

The Read In Cycle signal (RICY) will be set after mark 'l' is detected after a series of 'l's (for 10 bit cells) in 6250 mode, or if 00001 pattern is detected in 1600 bpi mode. When data is detected after RICY signal has been set, the Read In Counter is advanced and the CMP signal of the track is reset. CMP signal is reset as soon as the Dead Track Pointer is set. Read Out Counter is activated as soon as the CMP signals of all the tracks are reset.

(k) Skew control

Pointer and skew errors are set in the up.down counter used for indicating the volume of data in the deskewing buffer.

a. Pointer in 6250 mode Read Mode

The Dead Track Pointer for indicating skew of less than 2 bits is set if a track with skew in excess of 26 bits (STMP signal: '1') and seven tracks with skew of more than 4 bits (LAG signal: '1') are detected. If less than 6 tracks are involved (LED: 1), the Dead Track Pointer for skew in excess of 26 bits is sets.

b. Pointer in 1600 mode Read Mode

Dead Track pointer indicating skew of under 2 bits is set if a track with skew exceeding 14 bits and more than 7 tracks with skew exceeding 4 bits are detected. Dead Track Pointer indicating skew of over 26 bits is set if less than 6 tracks are involved.

c. Skew error

Skew Error is set in the following cases:

1600 mode Write: over 2 bits. 6250 mode Write: over 14 bits. When skew margin has been specified skew error is set under the following conditions:

1600 mode Read: over 4 bits 1600 mode Write: over 1 bit Skew margin is invalid in 6250 mode.

(1) Error correction

In 6250 mode, error correction is determined with reference to Syndrome 1 (S1), Syndrome 2 (S2) and the number of pointers.

As shown in Figure 4.18, S1 indicates parity check status of each byte. S2 is generated by logic similar to that used to generate ECC bytes. S2 byte is generated from data byte 7 and ECC byte.



Figure 4.18 Sl Generation circuit



Figure 4.19 S2 Generation circuit

Sl and S2 registers are shifted (SISFT, S2SFT) in synchronization with the convention buffers. All the pointers related to the data group are sampled if the SETPT signal (for pointer set timing) is '1'. Now, Sl, S2 and pointers are checked when CKCOR signal used for decision on error correction is '1'. Error correction conditions are listed next. a. Write command

It is not error when Sl and S2 are simultaneously '0'. However, if the pointer indicates more than two tracks, Multi-Track Error is indicated.

When S1 \neq 0, S2 \neq 0 and only the parity track pointer is ON, only the parity track is corrected.

When $S1 \neq 0$, $S2 \neq 0$ and the pointer of only one track (other than parity track) is ON, S2 is shifted by an amount determined by reference to the pointer track. Then correction is executed when S1 = S2. However if $S1 \neq S2$, VRC Error is indicated.

In cases other than the above, data check is executed assuming it to be a VRC error. In this case the number of pointers is 0 or 1, VRC Error is set. If more than 2 pointers are involved, Multitrack error and VRC error are set.

b. Read command

It is no error if both Sl and S2 are '0'. If more than 3 track pointers are set, a Multitrack error is assumed to have occured. This does not result in data check.

Two track error correction is executed if S1 = 0, $S2 \neq 0$ and two pointers are ON.

Parity track correction is carried out in the following cases.

(i) $S1 \neq 0$, S2 = 0, No pointer

(ii) $S1 \neq 0$, S2 = 0, One pointer

(iii) S1 ≠ 0, S2 = 0, Two pointers (including parity track).

Two track error correction is executed if $S2 \neq 0$, S2 = 0 and 2 track pointers are set (excluding parity track).

If S1 \neq 0, S2 \neq 0 and pointers are 0 or 1, S2 is shifted till S1 = S2. Error track is then identified from the number of shift operations and one track error correction is executed. If S1 \neq S2 after 8 shift operations, VRC error is set.

If Sl \neq 0, S2 \neq 0 and two pointers are set, error correction is executed for the pointer track. If the pointer is 0 or 1 in cases other than the above, VRC error is set. If more than three track pointers are set, VRC Error and Multi-track Error are set. (m) Pointer

a. 1600 mode

There are two types of pointers in 1600 bpi mode. They are Dead Track and Valid Track Ponters.

Dead Track Pointer

- Track in which the time sense signal has been reset while PHOK signal is 'l'.
- Track with excessive skew.
- Track (read only) subjected to 8 bytes serial correction with reference to the valid pointer data (this correction is carried out after the valid pointer has been set).

If any of the above three conditions are set, they will not be reset during the processing.

Valid Pointer

Normally this pointer is set in a track in which a phase error has been detected and is set unconditionally in Write operation. It is set during preamble and postamble in Read operation. It is also set unconditionally if other track pointers have been set, but it may only be set in data if parity error has been detected.

Once the valid pointer is set, it may only be reset if 8 bytes (or more) serial error correction is not executed and the data is changed from 0 to 1 or 1 to 0 (in read only).

b. 6250 mode

There are three types of pointers, Dead Track Pointer, Valid Pointer and ECC Group Buffer Pointer in 6250 mode.

Dead Track Pointer

The condition for setting this pointer are the same as that in 1600 mode. In Read Operation if the time sense if 'l' when resynchronous burst is detected, this dead track pointer is reset.

Valid Pointer

- Track subjected to error correction.
- A track in which invalid data pattern and mark is not detected in the mark field.

This pointer is set if a phase error is detected in a data group is to be processed. If dead or valid track pointers of more than three tracks have been set, the ECC group buffer pointer is not employed as a pointer.

ECC Group Buffer Pointer

This pointer is set if an phase error is detected in a data group to be processed. If dead or valid track pointers of more than three tracks have been set, the ECC group buffer pointer is not employed as a pointer.

In Read operation, this pointer is reset upon detection of resynchronous burst and upon completion of processing of a data group.

(n) Data flow

The data deskewed at the deskewing buffer (PDO ~ 8) is set in the sub group buffer when the ROC+D signal (which is a step delayed from ROC+1) is set ('1'). As soon as the five bit data counted by the group counter is set in the buffer, the group buffer full signal (GBFUL) is set.

The five bit output from the group buffer is subjected to 5-4 conversion to obtain 4 bit data.

At this stage, Mark 1, Mark 2 or All 1 mark is detected. The 5-4 conversion data is preset in the conversion buffer at SECTV '1' timing when GBFUL signal is '1' and conversion buffer busy signal (VBBSY) is '0'.

The data from conversion buffer shift signal (VBSFT) is output serially by the conversion buffer shift signal.

This CVDO \sim 8 output data is stored in the ECC buffer by the SISFT signal (S1 register shift timing signal). This buffer is made of 8 bit serial in/serial out register. The ECC register output data is subjected to error correction and then set in the ECC buffer out register. The output data (EOO \sim 8) from this register, is set in the transfer buffer as Read Data when STRIN signal is '1'.

Read system data flow is shown in Figure 4.20.

(o) CRC check

The following data check circuits are provided: CRCA, CRCB, CRCC, CRCD and CRC. CRCA is generated from the transfer buffer input data.

CRCB is generated from the transfer buffer output data. CRCC is generated from the data and Aux-CRC byte. CRCD is generated from Aux-CRC byte.

CRC is generated from data, padding characters, Aux CRC byte and one CRC byte.

Details on checks in each mode are given in Table 4.11.

Table 4.11	CRC	cnec	s,
------------	-----	------	----

		6250		1600)	
		WT	RD	BR	WT	RD	BR
CRCA ≠ CRCB	Transfer Buffer Input/Output does not match	0	o	0	0	o	0
CRCB ≠ CRCC	Write Data and Read after write Data do not match	-			0		
CRCB ≠ CRCD	R/W data and the Aux-CPC Data read out do not match	0	0				
Unmatch CRC	Required pattern not obtained in Read data CRC Check.	0	o	0		-	
Unmatch CRCC	CRCC generated from Read data does not have the required pattern			0			



Figure 4.20 Read system data flow

4.5.4 PCA 'WTA' --- Write circuit

(1) Configuration

The Write circuit consists of a file protect circuit, write voltage generator circuit, erase circuit, write control circuit, and write current control circuit. Figure 4.21 shows the configuration of the Write circuit. As shown in the figure, a write current control circuit is provided for each of the nine tracks, but the other circuits are shared by all tracks.





(a) File protect circuit

The file protect circuit protects the magnetic tape from inadvertent erasure or write-over. Files are protected under the following condition:

i) Write enable ring is not attached to the file reel.

The FILE PROTECT LED lights when the unit is write protected. This circuit is on PCA 'SVA'.

(b) Write voltage generator, erase, and voltage check circuit

The write voltage generator controls the generation of write voltage. The write voltage is set to a value suitable for the tape speed and recording density by microprocessor. After the end of the write operation, the circuit generates an attenuating voltage for degaussing the write head.

The erase circuit supplies current to the erase head at the erase control signal.

The voltage check circuit checks the write head voltage and erase head current.

This circuit is on PCA 'SVA'.

(c) Write control circuit

This circuit is composed of:

- A circuit that changes the GCR/PE mode.
- An AC bias oscillator, and
- A write clock setting circuit for generating a step waveform for write current.
- (d) Write current control circuit

This circuit controls the current that flows into the write head. In the PE mode, the waveform of the write current is rectangular. In the GCR mode, AC bias current is superimposed over the step waveform. The write current is greater in the PE mode than in the GCR mode. (2) I/O signal lines for the write circuit

The functions of the I/O signals shown in Figure 4.21 are described below:

(a) Input signal --- PCA 'SVA'

*WRTON: Signal for controlling the write voltage *ERSON: Signal for controlling the erase current

- (b) Input signals --- PCA 'MTA'
 - *ACBON: Signal for controlling the AC bias current in the GCR mode *STRMG: Signal for changing the AC bias frequency and the step width of the step waveform.
 - WTPLS: Clock signal for synchronizing the write data with the signal.
 - PEDG, *PEDG1, *PEDG2:
 - Signals for setting the current control circuit in the PE mode
 - WDO to 8: Write data bits 0 to 8
- (c) Output signals --- PCA 'SVA'
 - WHCHK: During write operations, this signal confirms that the value of 12VFP is as prescribed.
 - WLCHK: During read operations, this signal varifies that the write voltage circuit is not operating.
 - EVCHK: During erase operation, this signal confirms that the erase current is as prescribed.

(3) Write sequence and current waveform

Figure 4.22 shows the write sequence and write current waveform. First, the *ERSON signal activates the erase circuit, which in turn supplies current to the erase head. When it is confirmed that the current is correct EVCHK is issued.

The write operation is initiated by activating the write voltage generator circuit with *WRTON; the circuit then applies the write voltage to the write head. If the voltage is correct, WHCHK is issued.

Write data bits WDO through WD8 (= 9 bits) are written on the tape, synchronized with the write clock (WRPLS). As described in the section for the write control circuit, the waveform of the write current is rectangular for the PE mode and step waveform superimposed over an AC bias.

When the write operation is completed and the *WRTON signal goes away, the write circuit starts a degauss operation: The write voltage decreases gradually, and the write current control circuit, in response to the degaussing pulses, reverses the polarities of the current that flows into the head in regular intervals. The write sequence is completed when the degaussing is finished.



Figure 4.22 Write sequence

4.5.5 PCA 'RPA' --- Read pre-amplifier circuit

 $\ensuremath{\mathsf{PCA}}$ 'RPA' is composed of pre-amplifiers, tension sensor, idler tachometer, and reel tachometer.

(1) Pre-amplifier circuit

Each head output signal is amplified by the pre-amplifier. Three pre-amplifiers are packaged in one integrated circuit: so there are three integrated circuits on PCA 'RPA'.

(2) Tension sensor circuit

The tension sensor circuit senses the output of the photo sensors with two hybrid ICs. Variable resistors adjust the phase and duty between two sensor outputs.

(3) Idler tachometer circuit

This circuit senses the two phase outputs of the idler tachometer photo sensors with two hybrid ICs.

Two variable resistors are used for adjusting the phase and duty of the output of the tachometer.

(4) Reel tachometer circuit

Each circuit of machine reel tachometer and file reel tachometer is composed of the same kind of hybrid ICs.

4.5.6 PCA 'RDA' --- Read circuit

(1) Configuration

The read circuit amplifies the head output, detects peak points which are information recorded on the tape, converts the read data into pulses, and sends the resulting pulses to the demodulator circuit.

Figure 4.23 shows the configuration of the Read circuit. The circuit consists of:

Pre-amplifier, differentiator, gain switching circuit, register circuit, filtering amplifier, peak point detector circuit, amplitude check circuit, standard voltage generator, and read control circuit.

The standard voltage generator circuit and the read control circuit are shared by all of the nine tracks.



Figure 4.23 Read circuit configuration

(a) Pre-amplifier circuit -- (Only the pre-amplifier circuit is on the PCA RPA.)

The pre-amplifier circuit amplifies the head output to an adequate level.

(b) Differentiator circuit

The differentiator circuit differenciates the pre-amplifier output into a signal suitable for peak point detection. The band is changed depending on whether the unit is in the streaming mode or start/stop mode.

(c) Gain switching circuit

The gain switching circuit, with its four-bit signal line, changes the gain. The gain can be chosen from the 16 steps available.

(d) Filtering amplifier

The filtering amplifier consists of two amplifier ICs, and IC for input switching, and an IC for voltage gain regulation, all mounted in one package.

The amplifier together with external registers, capacitors and transistors makes up an active filter, which is used both in the streaming mode and in the start/stop mode. The characteristic of this filter is changed depending on the mode (GCR or PE). Output voltage; 2Vpp (from the ground)

(e) Peak points detector circuit

Because the differentiated signal indicates peak points at OV, this circuit detects the zero-crossing points of the signal, and outputs peak pulses.

(f) Amplitude detection circuit

The amplitude detection circuit detects when the input amplitude is less than a prescribed value. When the amplitude of the analog signal from the filtering amplifier is as prescribed or more, the signal is then sent to the formatter.

In the GCR mode, the output from this circuit is used in gain setting in the ARA area through an SAGC operation. Moreover, the circuit is also used in setting the read gain in the PE mode.

(g) Standard voltage generator circuit

The standard voltage generator circuit applies voltage to the amplitude detection circuit. The voltage is controlled by a microprogram, supplied to the DAC of PCA SVA, and processed appropriately by the read circuit, which then generates a suitable voltage. (h) Read control circuit

The read control circuit changes the filtering band of the differentiator and filtering amplifier, and the time constant of the peak point detector circuit.

- (2) I/O signal lines of the read section
 - (a) Input signals (The following lists only the principal signals.)

B1600: Signal for switching from PE to GCR mode, vice versa

- *HSP: Signal that indicates the unit is in the streaming mode
- RDLWR: This signal is set during loop write to read.
- RDAC: Input voltage for the standard voltage generator circuit
- ADAC: Input voltage for the standard voltage generator circuit
- (b) Output signals
 - *AMPSO to 8: Output signal from the amplitude detection circuit. This signal is output when the amplitude is greater than the prescribed.
 - *RDDTO to 8: Indicates peak point detection signal.
- (3) SAGC operation

The SAGC operation, performed in the GCR mode, automatically adjust the gain. Details are described below:

With a magnetic tape recorded in the GCR mode, an amplitude standard signal (ARA) is recorded immediately after the BOT. The read circuit adjusts the gain according to the ARA value prior to tape read operation. Figure 4.24 shows the SAGC operation.

(a) SAGC operation 1

When SAGC is initiated, the gains of all tracks are decreased to the minimum (step 0). After a certain period, the read circuit increases the gains at regular intervals. When the output from the filtering amplifier becomes the prescribed value, the register circuit is fixed. When the gains for all tracks become suitable values, TSNS 0 through 8 become active. The microprogram, confirming this, finishes the SAGC operation. The process up to this point is called "SAGC operation 1".

(b) SAGC operation 2

If any of outputs from the filtering amplifiers does not attain the prescribed value after reaching the prescribed gain value, the slice level is lowered. If the TSNS signal is activated at this point, the SAGC operation is terminated just as in SAGC operation 1. This operation is called "SAGC operation 2".

(c) SAGC operation error

If the SAGC operation is not terminated in SAGC operation 2, an SAGC operation error occurs.

This package contains the following three oscillators:

- (a) Main clock for the microprocessor
- (b) Write clock for PE mode
- (c) Write clock for GCR mode



Figure 4.24 SAGC operation

B03P-5325-0100A...02

4.5.7 Demodulator circuit

Principle

The peak signal, which detects the peak of the signal reproduced via the read head, is sent to the demodulator circuit.

A reference signal is obtained by inputting the peak signal to a variable frequency oscillator (VFO). The reference signal thus obtained is compared with the peak signal in terms of phase; data bits are determined to be either "1" or "0" depending upon whether the phase between the two signals match or not.

Figure 4.25 shows the block diagram of the demodulator circuit and Figures 4.26 and 4.27 show the timing chart for the PE mode and GCR mode, respectively. The numbered signal names on the timing charts correspond to the numbers on the block diagram.



Figure 4.25 Block diagram of GCR and PE demodulator circuit

B03P-5325-0100A...02





Figure 4.27 GCR demodulation timing

B03P-5325-0100A...02

4 - 43

- (2) Signals in the demodulator circuit
 - (1) Peak signal (0 to 8)

The peak signal of the data read from the magnatic tape.

(2) Data pulse (0 to 8)

Leading and trailing edges of the peak signal (1) .

(3) Write clock

Standard clock for holding the VFO in the standard state.

(4) Time sense (0 to 8)

This signal changes its state from low to high when the peak pulse lasts for a specified time period. This signal changes the input signal to the VFO.

(5) VFO clock (0 to 8)

VFO output clock which is synchronized with peak pulse (7) as the VFO input.

(6) Phase OK

Demodulated data and phase error become valid after this signal is issued.

(7) Peak pulse

VFO input pulse signal obtained by multiplexing the differential pulse (2) and the write clock signal (3).

(8) Reference signal (0 to 8)

Signal obtained by frequency-dividing the VFO clock signal (5).

(9) Phase error (0 to 8)

This signal is activated when a peak pulse is not received or when the phase of a peak pulse remarkably differs from that of the reference signal (8).

(10) Read clock (0 to 8)

Clock signal for reading demodulated data (11).

(11) Democulated data (0 to 8)

Collection of data bits ("1" or "0") obtained through demodulation.

(12) Stop signal

Signal for temporarily stopping the VFO at the leading edge of the time sense signal (4).

(13) Read data

Input signal or the demodulator circuit during read/write operations.

(3) PE demodulation

In the 1600 bpi mode, data is recorded on magnetic tape in the PE mode.

To allow automatic adjustment of the free-running frequency while data blocks are not input, the VFO of the demodulator circuit is connected to the write clock signal (3).

When a data block is detected, the signal (1) is shaped into data pulses by leading and trailing edge generators. In this way, a time sense signal (4) is generated at the time sensor. The peak pulse signal (7) is switched from the write clock signal (3) to the data pulse signal (2) ; the VFO, which has been synchronized with the write clock signal (3), outputs a VFO clock signal that is synchronized with the peak pulse signal (7). This VFO clock signal is frequency-divided to produce a reference signal(8).

The value ("1" or "0") of each data bit is determined by comparing the peak signal (1) and the reference signal (8) in terms of phase. Data is reproduced by sampling the demodulated data thus produced at each read clock pulse.

The phase error signal (9) is generated when the phases of the peak signal (1) and the reference signal (8) differ due to, peak shift or bit drop.

(4) GCR democulation

In the 6250 bpi mode, data is GCR converted and recorded on the magnetic tape through NRZI method. In the NRZI method, "1" is recorded as flux reversal, and "0" is recorded as no flux reversal.

Similar to the PE mode, the VFO generates VFO clock pulses (5) which are synchronized with the peak pulse signal.

The value ("1" or "0") of each data bit is determined by comparing the peak signal (1) and the reference signal in terms of phase for the interval between the center of the bit cell to the center of the next bit cell. The demodulated data (1) is sampled at each read clock pulse (10), reproducing the recorded data.

The phase error signal (9) is generated when the phases of the peak signal (1) and the reference signal (8) differs due to, peak shift.

4.5.8 PCA 'SVA' --- Tape motion and other circuits

This package consists of the following cirucits

- DAC circuit
- Servo amplifiers for both reel motor
- +12V circuit for write amplifier
- Sensor circuit
- Power supply control circuit
- (1) DAC Circuit

The PCA SVA has eight channels of DACs, which converts 8-bit digital signal sent from the microprocessor into an analog signal. These DACs are used as follows:

- 1) FDAC -- For driving the file reel motor.
- 2) MDAC -- For driving the machine reel motor.
- 3) BDAC -- For setting the slice level of the BOT sensor.
- 4) EDAC -- For setting the slice level of the EOT sensor.
- 5) TDAC -- For tension feedback
- 6) SDAC -- For setting the slice level of the sensor.
- 7) RDAC -- For sensing the amplitude of the read analog signal.
- 8) ADAC -- For setting the write head current.

In the actual circuit, one DAC is time-shared, and the DAC outputs are held by capacitors. In Figure 4.28, one of the switches SWO \sim 7 turns on, and one byte in the 2-port RAM is selected at a time.



Figure 4.28 DAC circuit

(2) Servo amplifier circuits

Figure 4.29 shows the file reel motor driver circuit.



Figure 4.29 File reel motor driver circuit

When SVON (the signal for activating the servo circuit) is a low level, the relay (RL) is off, and contact points rl 1 through rl 3 are open. In this state, power is not supplied to the power amplifier, and the file motor is dynamic braked by a diode. When SVON becomes high level, the power amplifier is activated, and the reel motor is connected to the power amplifier output. At this stage, the reel motor is controlled by the values of TDAC and FDAC. The following three operation modes are available:

- Speed control mode (SWO: off; SW1: off)

Because current feedback via RO and Rl is enabled, tape speed can be regulated by controlling the motor current with FDAC. when the tape tension changes, the change is reflected in TDAC, which makes up a tension feedback loop through a differential filter.

- Position control mode (SW0: on; SW1: off) The speed control filter is altered for position control. In this mode, FDAC is controlled so that the tape position may be constant.
- Voltage feedback mode (SW0: off; SW1: on) Because the power amplifier output voltage is fed back via R2 and R3, the motor terminal voltage can be controlled with FDAC. This operation mode is used while loading and unloading.

The machine reel motor driver circuit is the same as Figure 4.29 except that it does not include the tension feedback by TDAC.
(3) +12 V circuit

The +12 V circuit provides the write circuit in write operations, and checks the +12 V with its internal circuit. Because the +12 V power is shut off by a relay in the file protect mode, the data on the tape cannot be written over or erased.

(4) Sensor circuit

Figure 4.30 shows the schematic diagram of the BOT/EOT sensor circuits. In the normal mode except the diagnostics, the BDAC for the BOT sensor supplies about -1.0 V and the SDAC supplies about 0.0 V. Because the photo-transistor output current is less than the sink current of the transistor Trl when the BOT marker is not detected, the Trl become a saturation state. As this result, the voltage of Trl collector becomes negative and the output of comparator (*BOTMK signal) becomes high level. When a marker is detected, the output current of photo-transistor increases over the sink current and *BOTMK signal becomes low level. In the diagnostics mode, the BDAC (EDAC) and SDAC are varied for a measure of the sensor current, and are set to the optimized value which is calculated by the microprocessor.

The write enable sensor is the simular to Figure 4.30, but because of the contrast in the sensor area, the circuit is connected to -6 V instead of the BDAC output.

The sensor circuit also includes a over-current detection circuit and saturation detection circuit for the power amplifier. This allows early detection of a tape drive circuit malfunction, protecting the tape from damage.



Figure 4.30 BOT/EOT sensor circuit

(5) Power supply control circuit

In the control circuit several signals are transferred between the microprocessor and the power supply. The microprocessor sends the PWOFF signal to the power supply to shut it off; this signal is useful to shut the power off after taking protective measures for the media when an alarm situation such as "fan alarm" occurs.

The PWOK signal indicates that the power supply is ready. Tape drive operations are enabled when this signal goes high.

The PWALMO and PWALMI signals informs the power supply of alarm conditions such as temperature alarm, fan alarm, and motor over-current. The alarm LEDs are lit depending upon the alarm code. The LED display remains on even after the power is shut off.

(5) Demodulator interface

The demodulator circuit is contained partly in the read circuit, and the rest of the circuit is contained in another PCA. As shown in Figure 4.24, the differential pulse generator, MPX and stop signal generator are contained in PCA 'RDA', and the VFO, 1/2 frequency divider, bit value determiner circuit, and phase error detector circuit are contained in DEIA.

Table 4.12 lists the input signals to PCA 'RDA' (i.e., signals to the demodulator).

Table 4.13 lists the signals transferred from PCA 'RDA' to PCA 'VFO'.

Table 4.14 lists the other input signals to PCA 'VFO'. Table 4.15 lists the output signals from PCA 'VFO'.

Table 4.12 Input signals to PCA 'RDA'

Item	Signal name	Description
1	LWR data (WMDTO to 8)	Data at LWR time
2	Time sense (TSNSO to 8)	Signal for detectin the block of each track
3 [.]	VFO start (*VFOS)	Signal for resetting and then starting the VFO
4	Write clock (*WTOSC)	Basic frequency clock signal
5	Backward (BWD)	Indicates the tape direction.
6	Read loop, write read RDLWR	Indicates the LWR mode.

Table 4.13 Signals between PCA 'RDA' and 'VFO'

Item	Signal name	Description
1	Peak pulse (PEKPO to 8)	Rising and falling edge pulses of the peak signal.
2	Stop signal (STOPO to 8)	Signal for stopping the VFO at TSNS change
3	Peak signal (RDDTO to 8)	Signal that indicates the peak points of the signal wave read from the tape.

Table 4.14 PCA 'VFO' input signals

Item	Signal name	Description
1	VFO start (*VFOS)	Signal that resets and then starts the VFO
2	Speed signal (*HSP)	Control signal that indicates the tape speed
3	1600 signal (B1600)	Control signal that indicates the recording density
4	High gain signal (*HIG)	Signal for changing the VFO gain
5	Phase OK (PHOK)	Signal for starting data demodulation

Table 4.15 PCA 'VFO' output signals

Item	Signal name	Description
1	Read clock (*SRICO to 8)	Clock signal for sampling the demodulated signal
2	Demodulated data (*DEMEO to 8)	Data in binary format (i.e., "1" or "0")
3	Phase error (PHEO to 8)	Phase error detection signal

(2) DC output

The following table lists the DC voltage sgenerated by the power supply unit:

DC output (V)	Output voltage	Load capacity	Protection circuit exists (o) does not exist (x)			
	precision (V)	(A)	over current	over voltage	low voltage	
+ 5.0	+4.75 ∿ +5.25	17 ∿ 22	o	o	o	
+ 6.0	-5.58 ~ -6.42	1.0 ~ 1.5	o	x	o	
+12.0	+11.0 ~ +15.0	0 ~ 1.0	o	x	o	
- 5.2	-4.94 ~ -5.46	4.0 ~ 6.0	0	o	o	
+24.0	+22.08 ~ +26.40	0.9 ~ 4.8	o	x	o	
-24.0	-22.08 ~ -26.4	0.1 ~ 6.0	0	x	o	

4.6 POWER SUPPLY UNIT

4.6.1 Outline

The power supply unit receives single-phase 100-120 Vac or 200-240 Vac, and delivers DC power necessary to operate the system. This power supply unit has the following three features:

- (1) The use of switching control allows stable DC current to be supplied to the load.
- (2) Over-voltage and over-current detector circuits are provided to protect the load and the power supply.
- (3) A control circuit is provided for sequenced operation at the rising and falling edges of each DC power output and for displaying abnormal conditions.

The operator panel is shown below:



Figure 4.31 Power supply unit operator panel

(1) Block diagram

The block diagram is shown below:



Figure 4.32 Power supply unit block diagram

4.6.3 Operations

(1) Turning power on/off

Power is turned on/off by the I/O switch on the front panel: I position --- Power is on. O position --- Power is off.

(2) Abnormal conditions

When the power supply or the load becomes abnormal, the power supply is shut off immediately, and one of the alarm LEDs lights. The alarm LEDs are:

- (a) ALARM PWR A, B: Lighted when the power supply becomes abnormal.
- (b) ALARM 1, 0: Lighted when locations other than the power supply become abnormal. The display indicates the alarm code.

The following table describes the meanings of the alarms:

Alarm			Description			
1	0	PWRA	PWRB			
		X		 (1) +5 V over-voltage or over-current (2) -6 V over-current (3) +12 V over-current (4) Abnormal temperature in the +5 V, -6 V, or +12 V circuit 		
			X	 -5.2 V over-voltage or over-current +24 V over-current -24 V over-current Abnormal temperature, the -5.2 V, +24 V, or -24 V circuit Abnormall high temperature at the rush current prevention resistor 		
	x			Abnormal temperature is detected (THS1) due to the stoppage of FAN1 (further away fromthe power supply).		
x				Abnormal temperature is detected (THS2) due to the stoppage of FAN2 (closer to the power supply).		
X	x			Abnormally high temperature in the power amplifier of the servo circuit.		

Note: "X" indicates that the LED is lighted.

Perform power shut-off procedure before turning the power on again. Be sure that the cause of the alarm has been removed. (3) Changing input voltages

This power supply unit can operate at either 100 to 120 Vac or 200 to 240 Vac. The switching is done by changing the location of connector CN15. See the operator panel view for the correct location of connector CN15.

4.6.4 Voltage adjustment

The +5 V VOLT ADJ knob adjusts the output voltage of the +5 V. Turning this knob clockwise increases the absolute value of the voltage.

The -5.2 V VOLT ADJ knob adjust the output voltage of the -5.2 V. Turning this knob clockwise increases the absolute value of the voltage.

Note: Do not turn the following adjustment knobs; they are already adjusted before shipment:

1 +5 V MGN HIGH VOLT ADJ
2 +5 V MGN LOW VOLT ADJ
3 -5.2 V MGN HIGH VOLT ADJ
4 -5.2 V MGN LOW VOLT ADJ

4.7 CONVERSION INSTRUCTION (M244XA=>M244XAC)

4.7.1 Interface line terminator

Remove the line terminators on PCA:Cl6B-5327-0060#U (IC location: AE7, AJ7, AN7), when the buffer adapter is installed. (refer to section 2.4.2)

Also check the line terminators on PCA:B17B-0160-0010#U, remove if the drive is not located at the end of the daisy chain. (See. Figure 4.32)

4.7.2 Drive address & bus parity check setting

The setting of the drive address and the write bus parity check mode is located in PCA:Cl6B-5327-0060#U. It is same as M244XA. (refer to section 2.4.2)

The setting of the write bus parity check is for the drive itself and should be set to check parity because the parity of the write data between the buffer adapter and the drive should be valid.

The write bus parity check mode for the adapter is described section 4.8.3.

4.7.3 PCA location and cable connection

PCA parts number is B17B-0160-0010A#U and its location in the PCA shelf is lAO5. Remove two dummy board (1AO4, 1AO5) and install the adapter board into slot lAO5. Connect two internal cables between the buffer adapter and the drive. Figure 4.33 shows the cable connection.

4.7.4 Buffer parameter setting

There are eight parameters for the buffer adapter. Table shows the parameters.

These settings can be executed by the offline diag. of the operator panel. This is nearly same as device type setting. (refer to Chapter 6, REP 2320)

(1) Set the drive to offline and servo off state.

(2) Do the items as shown in Table 4.8.

Item 28, 29 are for the write opration into non-volatile memory. If it is not necessary to write into non-volatile, these items can be passed.



Note: 1. Three Line Terminators. (parts. NO. RM 57) (on the IC socket)

Figure 4.33 Overview of PCA 'BUF'





Figure 4.34 Cable connection between buffer and drive

4.8 BUFFER ADAPTER

4.8.1 General description

The buffer adapter is placed between host controller and M244XA interface. The buffer adapter can reduce restrictions on command reinstruct time and repositioning time.

In write a operation, the data transfer will start without physical tape motion and can end before the actual tape operation starts. The buffer adapter will issue write command to the drive after data is stored in the buffer adapter. During the transferring data to the drive, the buffer adapter can accept new write commands. If the data transfer of the next command is completed before the last write command is transferred to the drive, the buffer adapter will issue the next write command within a drive reinstruct time so that the drive can maintain the streaming operation.

If the host system has a low average transfer rate, repositioning may occur. The buffer adapter will accept commands during repositioning.

In read mode, when the buffer adapter detects the read command, the adapter issues the read command to the drive and accepts the data from the drive. After a complete block of data is stored in the buffer it is then transferred to the host controller. During the transfer to the host, the adapter will prefetch data blocks so to fill the data buffer. The data which has been already stored in the buffer will be transferred to the host when the next read command is issued.

The buffer adapter can achieve the nearly same performance as the host system but the maximum performance is limited by the drive specification.

- 4.8.2 Buffer adapter features
- (1) 256 kbytes data buffer

The 256 kbytes of buffer is used in both read and write.

(2) Partitioning of the data buffer

The data buffer is divided into 1 kbyte segments (256 lk). The data block may share several segments.

(3) Maximum block size and buffer overwrite

The buffer adapter can handle up to 64 kbytes for each data block. If the block length exceeds 64 kbytes, the buffer adapter will post HER to the host in read or write mode.

Inside the adapter, there are some limitation to control the data buffer. Minimum 8 kbytes, maximum 64 kbytes are limitations. This limitation is used only in the buffer full state. There is a setting whether new data will start to transfer or not. One of the setting is that the data transfer will wait until the buffer has space for one complete block. The other option is to allow data transfer if there is 1 Kbyte or more available in the buffer. This setting is named buffer overwrite mode. (Refer to section 4.8.7)

Internal limitation is automatically expanded up to 64 kbytes, if the block length exceeds 8 Kbytes.

(4) Hardware error recovery

The adapter will try to recover by itself when the recoverable error is encountered.

In a write operation, when the adapter detects HER the same from the drive, the logical and physical head positions may not be the same so that a software recovery procedure is not practical. So the recovery is done by the adapter.

When the retry out is encountered, HER is posted to the host controller when the next command is received.

Variable length erase command is used to erase the error block in a retry operation. The adapter checks the total IBG length as a result of the retry and controls the retry limit not to exceed 3.5 m (11.5 feet) in GCR and 5 m (16 feet) in PE.

Also the adapter checks the retry times which are selectable. (Refer to section 4.8.7)

In a read operation, when the retry out is encountered, HER is posted to the host and software recovery is available because the logical and physical head position are the same in a read operation. If the software tries to recover, then the retry times may be equal to (hardware retry) times (software retry).

There are 4 options (16, 8, 4, 0 times) for the retry modes which are selectable to fit the user requirements. The number of retries should be set within the timer timeout of the host controller or the operating system. During a Write retry sequence, the adapter can accept other commands.

Note: The Total time of retry is calculated as follows;

T = (Repo. time x 1.3 + (data bytes x N) / (density x speed)) x (number of retry)

If the retry time is specified to "0", the adapter will not try to recover. The recovery should be done by the operating system. In this case, every command is executed in a non-buffered mode.

EOT area

In the tape early warning area, every command will be executed with non-buffered mode.

(5) Read prefetching and the early warning area

In read type operaion, if the adapter receives two consecutive read commands, the adapter will try to fill the data buffer with up to 64 blocks.

Early warning area & Logical EOT mode

The early warning area is a caution area near the EOT. It starts about 80 feet before the EOT marker.

When the adapter detects this area during a write operation, the adapter starts to measure the total length written from the beginning of the early warning area. The adapter has a setting to support logical EOT mode. If this mode is set, the adapter will post the EOT signal to the host controller when it reaches about 50 feet from the beginning of the early warning area. Before the logical EOT, up to 64 write commands will be buffered. (Refer to section 4.8.7 for logical EOT setting.) If the logical EOT mode is not set, the number of blocks which can be stored in the data buffer is decreased gradually to 16, 8, 4, 2 blocks. This is done because when the adapter finds the EOT sticker with 256 kbytes in the buffer, it takes about 13 feet (4 m) of tape at 1600 BPI without any retry.

Table 4.16 shows the number of write commands that can be buffered. Also the retry number will be reduced to 4 with variable length erase.

In the read type operation, the adapter ignores early warning, the prefetching of the data is continued until the physical EOT. When the EOT marker is detected prefetching of the data is stopped.

Table 4.16	Write	command	buffering	in	early	warning	area
	of not	n logical	L EOT mode				

Mandaum black adap	Number of commands that can be buffered			
Maximum block size	6250 BPI	1600 BPI		
1 B - 8 kB 8 kB - 16 kB 18 kB - 32 kB 32 kB - 64 kB	16 8 4 2	8 4 2 2		

- (6) The head position synchronization between buffer and drive
- a. Write operation

For the purpose of the data integrity, whole data blocks which are stored in the buffer will be written on tape prior to the execution of that command. In this case, the command which causes the synchronization of host and drive will not terminate until the complete data buffer is written to the tape. When Write Synchronize command (WSYNC) or a backward type command is issued, synchronization is executed.

There are two selectable conditions about the write tape mark command. a. Consecutive write tape mark command are issued. b. A write tape mark command is issued.

(Refer section 4.8.7 setting of buffer parameter (P5)).

b. Read operation

During prefetching the data from the tape, if EOT, BOT or HER from the drive is encountered, synchronization will occur. Also when the adapter receives a space file command or a command to change the direction, synchronization will occur. Also a write command issued after a read type command causes synchronization.

There are two selectable conditions about tape mark. - Consecutive tape marks are detected

- A tape mark is detected

(Refer section 4.8.7 setting of buffer parameter (Q5)).

(7) Transfer rate

The adapter has the ability to transfer data to or from the host controller at variable transfer rates that is independent from the drive rate. The transfer rate should not be set to exceed the maximum average transfer rate of the host controller.

There are 16 selectable rates from 60 kbytes to 1 Mbyte. (Refer section 4.8.7 buffer parameter setting (PO)).

(8) Ramp delay emulation

The purpose of this feature is for the host controller to prepare the write data in its FIFO or data buffer. There are 4 selectable setting from 0.2 msec to 5.0 msec. (Refer section 4.8.7 (Pl)).

(9) Speed and IBG length control

The high speed select and the long gap select signal is neglected by the buffer adapter. The adapter sets the drive in high speed and ignores the LGAP signal.

- 4.8.3 Interface
- (1) Interface signal pin assignment

Interface signals are shown in Table 4.17.

- (2) Difference between M244XAC and M244XA interface signals
- a. Signals not to be used in M244XAC model

There are three signals which are not used in the buffer adapter. The buffer adapter sets the drive to high speed, so HISP and LGAP signals are not used.

Not used signals: connector C, line 36-LGAP connector D, line 50-HISP

- Note: If the interface mode is set to mode C (refer to Chapter 5), HISP signal means density select.
- b. Hard error (HER)

In M244XAC model, hard error signal is asserted when the any error is encountered, even if it is recoverable. In M244XAC mode, the buffer will retry by itself if a simple data check is encountered. HER is asserted only in the cases below.

Retry out of Data check

When a retry for a data check exceeds the limit of setting, the buffer adapter will post the HER to the host controller. If this occures in a write operation, recovery by software is not suitable because the logical and physical records are not the same. In the case of a read operation, HER is asserted when the retry out is encountered, software recovery is available because the physical and logical record is the same.

Write bus parity check

When the buffer adapter detects a parity error on the write data bus, HER is posted to the host controller. In this case the previous transferred data was written on tape so software recovery can be available.

Buffer overwrite

When the buffer is nearly full and if new write data will exceed the rest of the buffer, HER will be posted to the host controller. In this case software recovery is also available.

If the buffer parameter is set not to post HER, the buffer adapter stops the data transfer until free space is available in the buffer and restart the data transfer.

Illegal command, invalid command

If the command code is illegal such as a write command in file protect status or a command code is not identified, HER is posted to the host controller.

Invalid sequence of interface

If the buffer detects the new go pulse during data busy, HER is posted and the last command is terminated. If the rewind or unload command is issued during data busy, HER is also posted and the last go command is terminated and then rewind or unload command will be executed.

Drive is offline when go pulse is issued

If the go, rewind or unload pulse is detected in the offline state, HER is posted to the host controller. Only sense command is available if the drive is in the offline state.

Equipment malfunction

If the buffer adapter detects a equipment malfunction of the dirve of buffer itself, HER is asserted to the host controller.

Software will try to write or read over 64 kbytes

If the buffer detects that the length of the data to be written or read is over 64 kbytes, HER is posted. The buffer adapter can not handle over 64 kbytes.

Not capable is detected

Long IBC detected

IBG should be less than 15 feet at GCR mode and less than 25 feet at PE mode.

Back into Load Point

c. Corrected error (CER)

CER is not asserted usually, but can be posted with HER.

d. Read/write strobe (RSTR/WSTR)

The pulse width is 500 nsec. The interval of the strobe varies from 1 μ sec no 16.6 μ sec, because the transfer rate is available from 1 Mbyte to 60 kbytes.

Data setup and hold timing between strobe and bus is the same as the M244XA models.

(3) Command code

Command codes are indicated by five signal lines, i.e. Edit, Write, Erase, Write file mark, Reverse. The command decode table is shown in Table 4.18.

4.8.4 Command Operation

In this section, the difference from M244XA model is described. Basically the command operations are the same as the M244XA. (Refer to Chapter 6.)

(1) Write synchronize (WSYNC)

This command causes the adapter to synchronize the physical head position to the logical position. This means that the data to be written in the buffer will be written on the tape, one for one. FBSY and DBSY signal are active until the complete data block in the buffer is written on the tape.

4.8.5 Sense Byte

M244XAC has 27 bytes of sense data which indicates the error conditions. First 8 bytes of Table 4.19 are transferred to the host controller when the SNS command is received and 27 bytes are transferred for EXSNS command. SNS or EXSNS command is very helpful for the field engineer to maintain this MTU. The operating system should issue these command to gather the error logging data when the buffer adapter posted the HER. Also it is helpful to issue an EXSNS command at the job end, because data checks are automatically retried by EXSNS by the buffer and information regarding media quality can be transferred.

- (1) Description of the differrence from M244XA
- a. Sense byte 3, bit 7-Buffer installed

This bit is for the identification flag for M244XAC

b. Sense byte 16, 17, 18-Sequence number of the error block from BOT

These three bytes are the sequence number of the error block from BOT when the buffer adapter posted HER signal.

c. Sense byte 19-Remaining blocks in buffer

This byte shows the remaining data blocks in the data buffer when the write retry out was encountered. Data of remaining blocks should be lost.

d. Sense byte 20, 21-Read retry count

These two bytes indicate the number of hardware retries for read errors.

e. Sense byte 22, 23-Write retry count

These two bytes indicate the number of hardware retries for write error.

f. Sense byte 24, 25-Buffer parameter

These two bytes indicate the buffer parameter which are set in non . volatile memory of the drive.

g. Sense byte 26-Device type

This byte is same as sense byte 25 of M244XA.

Table 4.17 Interface signals								
Signal name		Pin	locat	ion	Direction			
Signal name		CN	S	G	Host MTU			
Formatter busy	(FBSY)	с	02	01				
Last word	(LWD)	С	04	03				
Write data bit 4	(WD4)	С	06	05				
Initiate command	(GO)	С	08	07				
Write data bit O	(WDO)	С	10	09				
Write data bit l	(WD1)	С	12	11				
Unit check	(UCK)	С	14	13				
not used		С	16	15				
Reverse	(REV)	С	18	17				
Rewind	(REW)	С	20	19				
Write data parity	(WDP)	C	22	21				
Write data bit 7	(WD7)	С	24	23				
Write data bit 3	(WD3)	С	26	25				
Write data bit 6	(WD6)	С	28	27				
Write data bit 2	(WD2)	С	30	29				
Write data bit 5	(WD5)	С	32	31				
Write	(WRT)	С	34	33	b			
not used		С	36	35				
Edit	(EDIT)	С	38	37				
Erase	(ERASE)	С	40	39				
Write file mark	(WFM)	С	42	41				
not used		С	44	43				
Transport address O	(TADO)	С	46	45				
Read data bit 2	(RD2)	С	48	47				
Read data bit 3	(RD3)	С	50	49	4			
Read data parity	(RDP)	D	01	05				
Read data bit O	(RDO)	D	02	05				
Read data bit l	(RD1)	D	03	05	~			
Load point	(LDP)	D	04	05	~			
Read data bit 4	(RD4)	D	06	05				
Read data bit 7	(RD7)	D	08	07	4			
Read data bit 6	(RD6)	D	10	09	4			
Hard error	(HER)	D	12	11				
Tape mark detected	(TMD)	D	14	13	◄			
Identification burst	(ID)	D	16	15	4			
Formatter enable	(FEN)	D	18	17				
Read data bit 5	(RD5)	D	20	19				
End of tape	(EOT)	D	22	21	4			
Offline & unload	(UNL)	D	24	23				
GCR mode	(GCR)	D	26	25				
Ready	(RDY)	D	28	27				
Rewinding	(RWD)	D	30	29				
File protect	(PPI)	D	32	22				
Read Strope	(KSTK) (LICTR)	ען	24	25				
WILLE STRODE	(MOIK)	2	20	27				
Data Dusy	(UD31) (UD31)		20	30	-			
fight speed	(CED)		40	57 61	4			
Oplina	(ONT)		42	41	4			
Unitine	(UNL) (TAD1)	2	44	43				
Formatter address 1	(1401)	קן	40	47				
High speed select	(HISP)	D	50	49				
opeee oerece								

B03P-5325-0100A...02

Table 4.18 Command decode table

	Int	erfa	ice s	signals	Command (Mnemonic)					
EDT	WRT	WFM	ERS	REV	Mode A Mode B Mode C					
0	0	0	0	0	Read (RD)					
0	0	0	0	1]	Backward read (Bl	RD)			
Ó	0	0	1	0		Space (SP)				
0	0	0	1	1		Backspace (BSP))			
0	0	1	0	0	Space file with	data (SFD)	Space file no data (SF)			
0	0	1	0	1	Backspace file w	with data (BSF)	Backspace file no data (BSF)			
0	0	1	1	0	Space file no da	Space file with data (SFD)				
0	0	1	1	1	Backspace file	Backspace file no data (BSF)				
0	1	0	0	0		Write (WT)				
0	1	0	0	1		Set 6250 BPI (S6250) *4				
0	1	0	1	0	Varial	ole length erase	(VERS)			
0	1	1	0	0	Wr	ite tape erase (N	VTM)			
0	1	1	1	0	Fixe	ed length erase	(ERS)			
1	ò	0	1	0	Writ	te synchronize (N	VSYNC)			
1	0	0	1	1		Sense (SNS)				
1	0	1	1	0	Set 1600 BPI (S	1600)	No operation			
1	0	1	1	1	Set 6250 BPI (Se	5250)				
1	1	0	1	1	Extended sense (EXSNS)					
1	1	1	1	0	Data	a security erase	(DSE)			
1	1	1	1	1	Looj	o write-to-read	(LWR)			

Notes:	1.	Mode A, B or C is selectable by the offline diag.	
		Refer to APPENDIX.	

- 2. ____ mark means "Not defined".
- Other commands than the above described are "Not defined" and the cause of "command reject" in sense data.
- 4. This command is used to set PE 3200 on other tape drives This command will set GCR mode in the M244X MTU.

Table	4.19	Sense	hvte	of	M244XAC	(1/2)
Table	4.12	Dense	Uyce	01	MZ44AAC	(1/2)

Byte	bit O	bit l	bit 2	bit 3	bit 4	bit 5	bit 6	bit 7					
0	Command reject (U)	Interven- tion re- quired(U)	Device type (=1)	Equip- ment check (U)	Data check (U)	Command overrun (U)	Unit check	Correct- ed error					
1	Reverse	Write	Edit	Write Tapemark	Erase	High speed	RTH2	Long gap					
2	Ready status	Online status	Rewind- ing	File protect	GCR mode	High speed	BOT (U)	EOT					
3	Tape mark detect	Illegal command (C)	Not capable (U)	Device check (E)	Operator failure (E)	Write bus parity error (D)	No (E) block detect	Buffer install					
4	Data not (U) found	Noise (E)	ID burst error (U)	Uncor- rectable data (D)	Format error (D)	Multi track error (D)	No (D) track pointer	EFT 4 bit P					
5	ETP 7 bit 0	ETP 6 bit l	ETP 5 bit 2	ETP 3 bit 3	ETP 9 bit 4	ETP 1 bit 5	ETP 8 bit 6	ETP 2 bit 7					
6	Fault symptom code (upper byte)												
7	Fault symptom code (lower byte)												
8	Sub fault	symptom co	de (most	signigican	t byte)								
9	Sub fault	symptom co	ode										
10	Sub fault	symptom co	ode										
11	Sub fault	symptom co	ode (least	significa	nt byte)								
12	Error serv	vo state				· · ·	· ·						
13	Error dev:	ice state		-									
14	Start read check (FMTER)	End data check (FMTER)	Postamb error (FMTER)	Crease detect (FMTER)	IBG detect (FMTER)	Early begin (FMTER)	Slow end /begin (FMTER)	SAGC check (Note 3)					
15	VRC error (UCE)	CRC error (UCE)	Skew error/ WTM error (Note 4)	MISC error (UCE)	Write trigger VRC(UCE)	Write data parity check (UCE)	Velocity change (UCE)	Envelop check					

						- (-/-/				
Byte	bit O	bit l	bit 2	bit 3	bit 4	bit 5	bit 6	bit 7		
16	Sequence	e number	of error	r block	from BOT	(high or	der byte	e)		
17	Sequence	e number	of error	r block	from BOT	(mid or	ler byte))		
18	Sequence	e number	of error	r block	from BOT	(low ord	ler byte))		
19	Remaining blocks in buffer to be written on tape when retry out									
20	Read retry count (most significant byte)									
21	Read rea	try count	t (least	signifi	cant byt	e)				
22	Write re	etry cou	nt (most	signifi	cant byt	e)				
23	Write ro	etry cou	nt (least	t signif	icant by	te)				
24	Buffer p	parameter	r byte O							
25	Buffer p	parameter	r byte l							
26	Device (type								

Table 4.19 Sense byte of M244XAC (2/2)

Notes: 1. (FMTER)means the cause of format error in sense byte 4.

- 2. (USE) means the cause of uncorrectable error in sense byte 4.
- 3. In write type command, this is the cause of ID burst error in sense byte 1.

In forward read type command, this is the cause of data check or equipment check.

4. In write tape mark command, this indicates write tape mark error. In write command, this indicates skew error. Both case, this bit is the cause of uncorrectable error in sense byte 4.

4.8.6 Error Recovery

(1) Procedure by using sense bytes

The operating system should check the validity of the operation with HER signal. If HER signal is asserted, the system program should issue SNS or EXSNS command to classify the error and to determine the recovery procedure. Sense bytes should be stored in the error logging file for the purpose of the maintenance. Error bits of sense bytes should be checked in the following order.

- 1. Equipment check
- 2. Command overrun
- 3. Command reject
- 4. Not capable
- 5. Data not found
- 6. BOT during backward type operation except rewind or unload
- 7. Intervention required
- 8. Data check

The recovery procedure is the same for the M244XA's. (Refer to section 9.4)

(2) Procedure by using only HER signal

The action of an abnormal condition of the buffer adapter is described in this section so that the recovery procedure should be known without using the sense command.

- a. GO pulse except sense command is accepted in intervention required state.
 - -<interface response>- Post HER, UCK.
 - -<display of panel >-
 - -<expected action of operator>- Load a tape.
 - -<expected action of software>- Retry the job.

b. Invalid or illegal command was issued

- -<interface response>- Post HER, UCK.
- -<display of panel >-
- -<expected action of operator>- Set the write enable ring if needed.
- -<expected action of software>- Retry the job.

c. Not capable if detected. No hardware retry.

-<interface response>- Post HER, UCK when the software will try to read the error block.

- -<display of panel >-
- -<expected action of software>- Recoverable by the software but should not retry.
- -<expected action of operator>- Exchange a tape to correct one.

After this sequence;

Read or back read, back space command is acceptable. The tape is automatically rewound to BOT and the ID burst will be written when the write command is accepted. d. Data not found (too long IBG). No hardware retry.

-<interface response>- Post HER, UCK when the software will try to read the error block.

-<display of panel >-

-<expected action of software>- Recoverable by the software but should not retry.

-<expected action of operator>- Exchange a tape to correct one.

After this sequence;

Read or back read, back space command is acceptable. The tape is automatically back spaced and spaced and normal IBG will be generated when the write command is accepted.

e. Back into load point. No hardware retry.

-<interface response>- Post HER, UCK and LDP. -<display of panel >--<expected action of software> abnormal E.O.J. if not intended. -<expected action of operator>

f. Write data check

When a write command data check is detected with 0 retry or in the tape early warning area, no hardware retry is performed. In this case, the software can recover it.

-<interface response>- Post HER, UCK. -<display of panel >--<expected action of software>-Issue back space and erase and reissue command.

-<expected action of operator>-

g. Read data check

The data check retry out on read commands is encountered the software can recover it.

-<interface response>- Post HER, UCK.

-<display of panel >-

-<expected action of software>-Issue reposition command such as back space and reissue command.

-<expected action of operator>-

h. GO command after write retry out

When the retry out for write data check is encountered, the software can not recover it because the software can not reposition correctly.

-<interface response>- Post HER, UCK.

-<display of panel >-

-<expected action of software>-

-<expected action of operator>-

After this sequence, new GO pulse is accepted because of the software retry.

-<interface response>- Post HER, UCK. -<display of panel >- ''88''↔''20'' -<expected action of software>- Job abnormal end. Issue REW or UNL command and retry the job after the tape is exchanged. -<expected action of operator>- Reset the drive and exchange the tape.

i. REW or UNL command after write retry out

When the retry out for write data check is encountered, the buffer cannot post HER because of REW or UNL command is issued.

-<interface response>- Reset READY, ONLINE and REWINDING. REW or UNL command is not executed. -<display of panel >- ''88''++''20''

-<expected action of software>- Abnormal E.O.J. Retry the job after the tape is exchanged. -<expected action of operator>- Reset the drive and exchange the tape.

j. Equipment check detected by drive

-<interface response>- Post HER, UCK. -<display of panel >- ''Cx''↔''xx'' (FSC of drive) or ''88''↔''3x'' -<expected action of software>- Abnormal E.O.J. If the FSC of display is ''88'' or ''3x'', retry the job after changing a tape. -<expected action of operator>- Reset the drive and exchange the tape, if FSC is ''883x''. Otherwise

call a field engineer.

k. Buffer overwrite detected

-<interface response>- Post HER, UCK.

-<display of panel >-

-<expected action of software>- Retry the command after reposition a block.

-<expected action of operator>-

1. Write data check/buffer

When the write bus parity check or buffer data parity error is detected, data check or equipment check is set. If the data check is set, the software can recover it.

-<expected action of operator>- Reset the drive and exchange the tape, if FSC is ''8851''.

Table 4.20 M244XAC Buffer parameter setting

m. Equipment check of the buffer adapter is detected

-<interface response>- Post HER, UCK. -<display of panel >- ''88''↔''7x'' ''88''↔''8x'' ''88''↔''4x'' ''88''↔''Bx''

-<expected action of software>- Abnormal E.O.J. -<expected action of operator>- Call a field engineer.

4.8.7 Buffer Parameter and Drive Address Setting

(1) Drive address and bus parity check setting

The setting of the drive address and write bus parity check mode is located in PCA:Cl6B-5327-0060#U. It is same as the M244XA. (Refer to item (1) in subsection 4.2.2.) The setting of write bus parity check is for the drive itself and should be set to check parity because the parity of the write data between the buffer adapter and the drive should be valid. The write bus parity check mode for the adapter is described in the next section.

(2) Buffer parameter setting

There are eight parameters for the buffer adapter. Table 4.20 shows the parameters.

This setting can be executed by the offline diag. of the operator panel through parameter #97.

- 1. Set the drive to offline and servo off state (the tape should be unloaded).
- 2. Perform the items as shown in Table 4.21. Item 28, 29 are for the write operation into non-volatile memory. If P0 thru P7 has not been changed it is not necessary to write into non-volatile memory, in this case items 28 and 29 should be ignored.

Р	arameter & meaning	Setting	Contents
P0:	Data transfer	00	1 MB/S
	rate	01	888 KB/S
		02	800 KB/S
		03	727 KB/S
		04	666 KB/S - MAIN WI
		05	615 VB/S
		05	613 KB/3
		00	571 NB/5
		07	533 KB/S
		,08	500 KB/S
		09	470 KB/S
		0A	400 KB/S
		OB	320 KB/S
		00	250 KB/S
		(M)	200 KB/S
		OF	160 KB/S
		: OF	60 KB/S
P1.	Rama dalar		0.2 ====
	Kamp delay	700	1.2 march
	emutation		1.2 msec.
			J.U msec.
		03	5.0 msec.
P2:	Write retry times	00	16 times
	by buffer adapter	01	8 times
		-02	4 times
		03	O times (always sync. soft retry OK.)
P3.	Read retry times	00	16 times
15.	hu huffer edenter	01	2 since
	by builer adapter	01	o times
		-02	4 times
		03	O times (soft retry OK.)
P4:	Buffer overwrite	100	Stop data transfer & wait for available
	Logical/Physical	01	buffer space & Logical EOT mode Post hard error & errort soft retry
	E01 mode	01	huffen man f Leader FOT and
		0.0	builet space a Logical For mode
		02	Stop data transfer & wait for available
			& Physical EOT mode
		03	Post hard error & expect soft retry
			& Physical EOT mode
		06	Stop data transfer & wait for available
			buffer space & Physical EOT-II mode
		07	Post hard error & expect soft retry
			& Physical EOT-II mode
P5:	Buffer	100	Write: double write tape mark command
	synchronizing		; or write sync command
	,		: direction change command-from host
		1	Read : double tane mark. FOT or ROT
			ar direction shares some
		1	. or direction change command-
			: LIOM NOSE
		01	write: a write tape mark command
			: or write sync command
]	: or direction change command-
		1	: from host
			Read : single tape mark, EOT or BOT
		1	: or direction change command-
			: from host
P6.	Read stroke in	00	Stroke issued in write mode
P6:	Read strobe in write command	00	Strobe issued in write mode
P6:	Read strobe in write command	00 •••1	Strobe issued in write mode No read strobe during write mode.
P6: P7:	Read strobe in write command Write bus parity	00 01 00	Strobe issued in write mode No read strobe during write mode. Check write bus parity

	_		
Item	Switch to be pressed	7 segment	Other LED
1	TEST & START	00	TEST, HOST ON
2	UNLOAD till 7 segment LEDs indicate ''97''	00 → 97	
3 4 5	TEST & DENSITY SELECT RESET START or UNLOAD if necessary	PO Contents UP/DOWN	6250, 1600 ON
6 7 8	TEST RESET START or UNLOAD if necessary	Pl Contents UP/DOWN	
9 10 11	TEST RESET START or UNLOAD if necessary	P2 Contents UP/DOWN	
12 13 14	TEST RESET START or UNLOAD if necessary	P3 Contents UP/DOWN	
15 16 17	TEST RESET START or UNLOAD if necessary	P4 Contents UP/DOWN	
18 19 20	TEST RESET START or UNLOAD if necessary	P5 Contents UP/DOWN	
21 22 23	TEST RESET START or UNLOAD if necessary	P6 Contents UP/DOWN	
24 25 26	TEST RESET START or UNLOAD if necessary	P7 Contents UP/DOWN	
27	TEST	00	6250, 1600 OFF
28	UNLOAD till 7 segment LEDs indicate ''94''	00 → 9 4	
29	TEST & DENSITY SELECT	00	
30	RESET	00	TEST OFF

Table 4.21 Buffer parameter setting procedures

The trouble procedure is described below. The trouble is classified into two classes. One is the power on, the other is trouble in an operation.

After turning on the power switch, the MTU power up diagnostics will take about three seconds. When there is no error, the 2 digit indicator will display "00". If not, pursue the troubleshooting flowchart shown in the following Figure 5.1.

When an error occurs in the MTU operation, follow the trouble shoting flow as in Figure 5.2.

- Note 1: It is recommended that before any replacement, or adjustment is performed chapter 6 should be read (Replacement/Adjustment) carefully and fully understand the details of the procedures and tools required.
- Note 2: The location and the nichnames of printed circuit assembly (PCA) are shown in Appendix C. Refer to the Appendix if necessary.
- Note 3: The following symbols shown in Table 5.1 are used throughout flow charts.

Table 5.1 Symbol of Flowchart

Symbol	Description
	Terminals Starting point of the trouble.
\bigcirc	Decision, go ahead according to YES or NO.
0	Connector, go ahead same-numbered symbol in same sheet.
	Connector, go ahead same-numbered symbol in another sheet.
	Process

The detail of fault symptom code (FSC) is described after the flowcharts.

Note 4: The symbol used in the table of the FSC has the meanings as shown in Table 5.2.

		Table	5.2	Svmbol	in	FSC
--	--	-------	-----	--------	----	-----

Symbol	Description
O	The most suspicious part of location.
0	More suspicious part or location.
Δ	Suspicious part or location.



B03P-5325-0100A...02

5 - 2





B03P-5325-0100A...02



Figure 5.2 Trouble in Operation

B03P-5325-0100A...02

5 - 4

		Г		M2441A/M2442A DLMT	MAP 1100	
△ PCA "IFC"		1130				
△ PCA "MPU"		-				
△ PCA "RPA"		1110				
O PCA "SVA"		- 1				
🔿 Magnetic tape		-		sector as prometry		
③ BOT/EOT Sensors or adjustment		1400		(BOT and EOT are sensed when start or un button was nushed.)	nload	1
Operation mistake		-		Tape does not in path.		1
△ PCA "MPU"		-				i
△ PCA "IFC"		1130				ł
O Reel hub assembly		1310				
O Idler tachometer	· ·	1420				
O PCA "SVA"		-				ł
O PCA "RPA"		1110				i
○ Tension sensor assembly		1410				
© BOT/EOT Sensors or adjustment		1400				
◎ Magnetic tape (no BOT marker)		-		BOT marker was not found.		-
O PCA "MPU"		-				
O PCA "IFC"		1130				
O PCA "SVA"		-				
© PCA "RPA"		1110				
⑦ Tension sensor assembly		1410				
Operation mistake		-		Tape was loosened. (could not built up t	ension)	
 △ PCA "MPU"		-				_
O PCA "SVA"		-				
(Reel hub lock sensor)						
O Write enable sensor		-				
 © Operation mistake			1	Reel latch was unlocked.		
△ PCA "MPU"						
O PCA "SVA"		-	1 1			

Go to

REP No.

-

_

TEST No.

MAP No.

Load check code Ll to L4

Load

L1

L2

L3

L4

L5

check codes

CODE MAP FSC

Suspected faulty location

Operation mistake

O Door switch

M2441A/M2442A DLMT

Explanation

Door was opened when servo was on, or when start or unload button was pushed.

5 - 5

MAP 1100

Other unit MAP No.

Fault Symptom	Codes 8010 to 88A0	CODE M	AP FSC			M2441A/2442A DLMT	MAP 1	110
Fault			Go)ther unit
symptom codes	Suspected faul	ty location	MAP No.	No. REP No. TEST No.		Explanation		MAP No.
8010	© PCA "BUF"			-		Work RAM error		
8020	© PCA "BUF"			-		Timer error		
8040	© PCA "BUF"			-		Data buffer write/read compare error		
8840	© PCA "BUF"			-		Buffer overwrite encountered. (write)		
	O Host adapter			· -				_
8841	© PCA "BUF"			-		Buffer overwrite encountered. (read)		
	O Host adapter			-				
8851	© PCA "BUF"			-		Buffer data parity error at Write com	nand	
8852	© PCA "BUF"			-	1	Buffer data parity error at Read comma	and	÷
8880	© PCA "BUF"					Unidentified interrupt to microprocess	sor	
8881	© PCA "BUF"			-		Block counter not 0 when Back into BO	r	
8882	• PCA "BUF"			-		Command buffer not 0 when head synchronizing or command pointer unman between host and drive when buffer synchronizing.	tch	
8883	© PCA "BUF"			-		Logical and physical block count unmatch when buffer synchronizing.		
8884	© PCA "BUF"	-		-		Buffer not empty when buffer synchron:	izing.	
8885	© PCA "BUF"			-		Microprogram sequencer error		· · · · · · · · · · · · · · · · · · ·
88A0	• PCA "BUF" • PCA "IFC"		-	1130 -		Write bus parity error is detected by drive and HER is posted from the drive	e.	
90xx 9000 9010 9020	• PCA "BUF" • PCA "IFC"			- 1130		Power up sequence error between buffer and a detected by drive Timeout of BFRDY or SPCCMD signal BFRDY & SPCCMD signal are asserted SPCCMD not reset after BFTST	lrive	
9030						GO pulse time out of message phase		

Command code unmatch during message phase

M2441A/2442A DLMT

Fault symptom codes

88A0

B03P-5325-0100A...02B

5 - 6

MAP 1110

Fault Symptom (Codes 88A1 to 88B1	CODE MAP	FSC			M2441A/2442A DLMT	MAP	1111
Fault symptom codes	Suspected faulty	location	MAP No.	Go to REP No	. TEST No.	- Explanation		Other unit MAP No.
88A1	• PCA "BUF" • PCA "IFC"			- 1130		CRJ (invalid code) is detected by dri and posted HER from the drive.	ve	
88A2	• PCA "BUF" • PCA "IFC"			- 1130		CRJ (invalid command) is detected by drive and posted HER from the drive.		
88A3	• PCA "BUF" • PCA "IFC"			- 1130		HER due to IRQ is posted from the dri but the adapter cannot recognize IRQ.	ve	
88A4	• PCA "BUF" • PCA "IFC"			- 1130		HER due to command overrun or due to address change is posted from the dri	.ve.	
88A5	• PCA "BUF" • PCA "IFC"			- 1130		HER is posted from the drive when density set command is issued to the	drive.	
8888	• PCA "BUF" • PCA "IFC"			- 1130		Read data parity error from the drive.		-
8889	• PCA "BUF" • PCA "IFC"			- 1130		Read/write strobe is detected during not data transfer sequence.		
88AA	• PCA "BUF" • PCA "IFC"			- 1130		Data busy of Write command is reset earlier by the drive before LAST WORD transferred to the drive.) is	
88AB	• PCA "BUF" • PCA "IFC"			- 1130		Density unmatch between drive and adapter.		
8880	• PCA "BUF" • PCA "IFC"			- 1130		FBSY signal from the drive cannot be detected.		
88B1	 Operation error PCA "BUF" PCA "IFC" 			- - 1130		READY signal drops.		
				<u>ا</u> ۲		N2441A/2442A DIMT	MAP 11	11

5 - 7

B03P-5325-0100A...02

Fault Sympton	n Codes 88B2 to 88BB	CODE MAP	FSC			M2441A/2442A DLMT	MAP	1112
Fault symptom codes	Suspected faulty	location	MAP No.	Go to REP No	. TEST No.	- Explanation		Other unit MAP No.
88B2	© PCA "BUF" O PCA "IFC"			- 1130		FBSY signal from the drive drops befor DBSY signal of the drive is activated	ore 1.	
88B3	• PCA "BUF" • PCA "IFC"			- 1130		FBSY signal from the drive reset befor DBSY is reset.	ore	
8884	• PCA "BUF" • PCA "IFC"			- 1130		DBSY from the drive is not activated.	•	
8885	© PCA "BUF" O PCA "IFC"			- 1130		DBSY from the drive is not deactivate	ed.	
8888	© PCA "BUF" O PCA "IFC"			- 1130		HER posted from the drive when Sense command is issued to the drive.		
8889	© PCA "BUF" O PCA "IFC"			- 1130		Drive read bus parity error when Sens command is issued to the drive.	se	
88BA	• PCA "BUF" • PCA "IFC"			- 1130		Invalid read/write strobe is accepted from the drive when Sense command is issued to the drive.	1	
88BB	© PCA "BUF" O PCA "IFC"			- 1130		Sense data length unmatch from the drive when Sense command is issued to the drive.		
· · · · · · · · · · · · · · · · · · ·				Г		M2441A/2442A DLMT	MAP	1112

B03P-5325-0100A...02

5 - 8

Fault Symptom	Fault Symptom Codes A100 CODE MAP					M2441A/2442A DLMT	MAP 1200	
Fault symptom codes	Suspected faulty	location	Go to MAP No. REP No. TEST No.		. TEST No	Explanation	Other un MAP No	it
A100	© Host adapter O PCA "BUF" O PCA "IFC" O PCA "MPU"			- - 1130 -		Command other than sense was accepted an intervention required status.	in	
				Γ	1	M2441A/2442A DLMT	MAP 1200	

5 - 9

Fault Sympton	Codes B100 to B420	CODE MAP FSC				M2441A/2442A DLMT	MAP 1210	
Fault symptom codes	Suspected faulty	location	MAP No.	Go to REP No.	TEST No.	- Explanation		Other unit MAP No.
B100	 Host adapter PCA "BUF" PCA "IFC" PCA "MPU" 			- - 1130 -		Command reject Undefined command was issued.		
B210	 Host adapter PCA "BUF" PCA "IFC" PCA "MPU" 		•	- - 1130 -		Interface sequence error GO pulse was issued in data busy stat	us.	
B220	 Bost adapter PCA "BUF" PCA "IFC" PCA "MPU" 			- 1130 -		Interface sequence error REW pulse was issued in data busy sta	tus.	
B230	 Host adapter PCA "BUF" PCA "IFC" PCA "MPU" 			- - 1130 -		Interface sequence error OFL pulse was issued in data busy sta	tus.	
B240	 Host adapter PCA "BUF" PCA "IFC" PCA "MPU" 			- - 1130 -		Interface sequence error Undefined pulse was issued in data bu	sy status.	
B310	 Host adapter PCA "BUF" PCA "IFC" PCA "MPU" 			- - 1130 -		Command reject Backward read type command was issued point.	at load	
B320	 Host adapter PCA "BUF" PCA "IFC" PCA "MPU" 			- - 1130 -		Command reject Write type command was issued in file status.	protect	
B420	 Host adapter PCA "BUF" PCA "IFC" PCA "MPU" 			- - 1130 -		Formatter address or transport addres changed in data busy was active.	s was	
				Г		M2441A/2442A DLMT	MAP 1210	

B03P-5325-0100A...02

Fault Symptom	Codes COO2 to C114	CODE MAP FSC			[M2441A/2442A DLMT	MAP 1220	
Fault				Go to				Other unit
symptom codes	Suspected faulty	location	MAP No.	REP No	. TEST No	Explanation		MAP No.
C002 C004	③ Fan or fan rotation ○ Fan cables or cable rotation detect sens	detect sensor assy of fan or		1340 -		 C002 Fan alarm 0 was detected. The fan that is further away from t supply unit. C004 Fan alarm 1 was detected. The fan that is close to the power unit. 	he power supply	
C008	 ♥ PCA "SVA" △ Fan cables or cable rotation detect sens 	assy of fan or		-		Thermal alarm of power amplifiers in was detected.	UNIDMU	
C110	 ③ Idler tachometer ④ PCA "RPA" △ PCA "MPU" △ Poor media or soil c head and/or transpor △ Cables between PCA " sensors. 	f Read/Write t. RPA" and		1420 1110 - - 1110		Missing pulses of idler tachometer		
C112	 ○ PCA "MPU" ○ PCA "RPA" △ Idler tachometer △ Cables between PCA " sensors. △ Poor media or soil c head and/or transport 	RPA" and f Read/Write t.		1110 1120 1110 -		No connection between drive instructi and expected motor rotating direction	on	
C114	 ○ PCA "RPA" ○ Idler tachometer △ PCA "MPU" △ Cables between PCA " sensors. △ Poor media or soil o head and/or transport 	RPA" and of Read/Write t.		1110 1420 - -		Intervals of the idler tachometer pulses incorrect.		
				• [M2441A/2442A DLMT	MAP 1220	

B03P-5325-0100A...02

Fault Symptom	a Codes C120 to C208 CO	DE MAP FSC				M2441A/2442A DLMT	MAP 1230	
Fault	[]	4 an		Go to		Evaluation	• • • • •	Other unit
symptom codes	Suspected faulty locat	10n MA	AP No.	REP No.	TEST No.			MAP No.
C120 C124	© Sensor in the file reel tac ○ File reel motor ○ DCA "DDA"	chometer		1330 1300		C120 Diameter of the file reel tape winding that was calculated using the output pulses		
	<pre>> PCA NAA △ PCA "MPU" △ Idler tachometer</pre>			- 1420		than prescribed diameter increment.	a more	
	 △ Reel hub △ BOT/EOT sensor 			1310 1400		Diameter of tape winding or the file reel that was calculated using the output pulses of the file reel tachometer was less than		
	 △ Cables between PCA "RPA" and sensors △ Poor media or soil of Read, head and/or transport. 	Nd Write		-				
C122	Sensor in the file reel tad ○ File reel motor ○ PCA RPGMU △ PCA "MPU" △ Idler tachometer	chometer		1330 1300 1110 - 1420		The measured value of tape volume woun on the file reel decreased abnormally. A decrement value of diameter of tape on file reel was greater than prescribed.	đ	.
	 △ Cables between PCA "RPA" ar sensor △ Poor media or soil of Read/ head and/or transport. 	nd Write		-				
C140	◎ Sensor in the machine reel ○ Machine reel motor ○ PCA "RPA" △ PCA "MPU"	tachometer		1330 1300 1110		C140 Diameter of the machine reel tar wound that was calculated using output pulses of the machine ree tachometer increased more than p diameter increment.	e the 1 rescribed	
	 △ Idler tachometer △ Cables between PCA "RPA" and △ Poor media or soil of Read/ bead and/or transport 	nd Write		1420 - -		 C142 A decrement value of a diameter wound on the machine reel was gr than prescribed. C144 Diameter of tape wound on the marged was lass than prescribed. 	of tape eater chine	
C208	 PCA "SVA" Machine reel motor Poor media or soil of Read/ head and/or transport. 	Write		- 1300 -		Amplifier saturation of the file reel drive circuit	motor	- - -
	△ PCA "MPU"			-				

M2441A/2442A DLMT

M2441A/2442A DLMT

Fault Symptom	Codes C210 to C400	CODE MAP FSC				M2441A/2442A DLMT	MAP 1240	
Fault				Go to				Other unit
symptom codes	Suspected faulty	location	MAP No.	REP No.	TEST No	- Explanation		MAP No.
C210	© PCA "SVA"	······································		-		Amplifier saturation of the machine re	el motor	
	O File reel motor			1300		drive circuit		
	 Poor media or soil o head and/or transpor 	f Read/Write t.		-				
	△ PCA "MPU"			-				
C220	© PCA "SVA"			-		Over current of the reel motor drive	circuit	
	O Idler tachometer			1420				
	○ File reel motor			1300				
	○ Machine reel motor			1300				
C240	O PCA "MPU"			-		Overflow of servo current calculation		
	O PCA "IFC"			1130				
C281	© Tension sensor assem	bly		1410		Loss of tape tension during servo on		
	O PCA "SVA"	CA "SVA"		-				
	O PCA "RPA"			1110			1	
$\mathcal{L}_{\mathcal{F}} = \{ e_{i}, e_{i} \}$	O Idler tachometer			1420				
	O Reel hub assembly			1310				
	△ PCA "IFC"			1130				
	△ PCA "MPU"			-				
	△ Poor media or soil o head and/or transpor	f Read/Write t		-				
	\triangle Operation mistake			-				
C400	© PCA "SVA"			-		Stop-failure of servo position		
	O PCA "MPU"			-				
	🔿 Operation mistake			-				
	\triangle PCA "IFC"			1130				
						· · ·		

5 - 13

MAP 1240

Fault Symptom	Codes C410 to C804	CODE MAP FSC				M2441A/2442A DLMT	MAP 125	0
Fault		•	T	Go to		Run lau and an		Other unit
symptom codes	Suspected faulty	location	MAP No.	REP No	. TEST No	• Explanation		MAP No.
C410	Idler tachometer			1420		Incorrect time/motion in starting or	r stopping	
	O File reel motor			1300				
	O Machine reel motor			1300				
	O PCA "RPA"			1110				
	O Cables between PCA " sensors	'RPA"		-				
	△ PCA "MPU"			-				
	△ PCA "SVA"			-				
	△ Poor media or soil on head and/or transport	of Read/Write t		-				
C801	O Sensor in the file r	eel tachometer		1330		The file reel motor rotated too much	n in a tape	
	O Idler tachometer		-	1420		load operation.		
	O File reel motor			1300				
	O PCA "SVA"			-			· .	
	O PCA "RPA"			1110				
	△ PCA "IFC"			1130				
	△ PCA "MPU"			-				
	△ Poor media or soil of head and/or transport	of Read/Write		-				
	\triangle Operation mistake	н. Н		-				
C802	© Idler tachometer			1420		QTP counter count down at load operation	ation.	
	© PCA "RPA"			1110				
	O PCA "SVA"			-			*	
	O PCA "MPU"			-				
	\triangle Machine reel motor			1300				
C803	© Idler tachometer			1090		QTP counter did not count at load op	peration.	
	© PCA "RPA"			1110				
	O PCA "SVA"			-				-
	O PCA "MPU"			-				
C804	O Machine reel tachome	ter		1330		Machine reel diameter not detected.		
	O PCA "RPA"			1110				
	O PCA "MPU"			-				
	△ Idler tachometer	1		1420	_			
				ſ		M2441A/2442A DLMT	MAP 125	0

Fault Symptom	Codes C805 to C820	CODE MAP FSC				M2441A/2442A DLMT	442A DLMT MAP 1260	
Fault	Suspected faulty	location		Go to		Explanation		Other unit
symptom codes	Suspected faulty	Incation	MAP No.	REP No.	TEST No.	2191010101		MAP No.
C805	© File reel tachometer			1330		File reel diameter not detected.		
	O PCA "RPA"			1110				
	O PCA "MPU"			-				
	riangle Idler tachometer			1420				
C807	O Operation mistake					Reel size error		
	O Machine reel tachome	ter		1330				
	O File reel tachometer			1330				
	O PCA "RPA"			1110				
	O PCA "MPU"			-				
	△ Idler tachometer			1420				
C808	© File reel tachometer	•		1330		The file reel motor turned too fast i	n a tape	
	O Idler tachometer			1420		load operation.		
	O File reel motor			1300				
	O PCA "SVA"			-				
	△ PCA "MPU"			-				
C810	© Idler tachometer			1420		Tape velocity check in a tape load op	eration	
	O Tension sensor			1410				
	O PCA "SVA"			-	-			
	O PCA "IFC"			1130				
	O PCA "MPU"			-				
C820	© Machine reel tachome	ter		1330	1	The machine reel motor turned too fas	st in	
	O Idler tachometer			1420		a tape unload operation.		
	O Machine reel motor			1300				
	O PCA "SVA"			-				
	△ PCA "MPU"			-				
				1	1			
•								
				Г		W26618/26628 DIMT	MAP 1260	<u>ــــــــــــــــــــــــــــــــــــ</u>

Fault Sympton	n Codes C840 to C9E4	CODE MAP FSC				M2441A/2442A DLMT	MAP 127	0
Fault symptom codes	Suspected faulty	location	MAD No	Go to	TECT No.			Other unit MAP No.
			MAP NO.	REP NO.	IESI NO	•		
C840	© BOT/EOT sensor			1400		Abnormal gain of BOT/EOT sensor		
C85F	O PCA "RPA"			1110		C84X+ BOT	e 1	
0051	O PCA "SVA"			-		CR5X. FOT		
	O PCA "IFC"			1130		COSA. LOI		
	△ PCA "MPU"			-				
C870	© Idler tachometer			1420		Tape speed is too slow in a load oper	ation.	
	O PCA "RPA"			1110				
	O PCA "SVA"			-				
	O PCA "IFC"			1130				
C880	© PCA "IFC"			1130	1	Data of nonvolatile memory error		
2	◎ PCA "SVA"					C880: access error		
C884	O PCA "MPU"			-		C881: device identification error		
	O Operation mistake			-		C882: check sum error	d model	
			-			C883: unexpected EC level is set.		
C89F	© Operation mistake			-	Appendi	x ROM write command was issued without	issue	
	△ PCA "IFC"			1130	A	of set factory use command.		
	△ PCA "MPU"			-				
C9E1	© Operation mistake	· · · · · · · · · · · · · · · · · · ·		-	1	On-line mode was changed forcedly to	off-line	
	O Operator panel			1430		mode by pushing reset key.		
	\triangle Cable to operator pa	nel			1			
	△ PCA "IFC"			1130				
C9F2	Oneration mistake				+	Door use energy at some or	· · · · · · · · · · · · · · · · · · ·	
0,12	O Door switch			1210		boor was opened at servo on.		
	O PCA "SVA"							
	△ PCA "MPU"							
	△ Poor media or soil o	f Read/Write		_				
	head and/or transpor	t.		-				-
C9E3	© Operation mistake			-		Tape load or unload operation was exc door in open.	uted as	
C9E4	© Operation mistake			-		Load check		
	O Write enable (or Ree	l hub lock)		1390		Tape load operation was excuted as re	el hub	
	sensor					was unlocked.		
				Γ		M2441A/2442A DLMT	MAP 1270)

Fault Symptom	Codes C9E7 to CA7X	CODE MAP FSC				M2441A/2442A DLMT	MAP 1280)
Fault symptom codes	Suspected faulty	location	MAP No.	Go to REP No.	TEST No.	- Explanation		Other unit MAP No.
C9E7	 Operation mistake Tension sensor assem PCA "RPA" PCA UIDMU PCA "IFC" PCA "MPU" 	ıbly		- 1410 1110 - 1130 -		Tape was not wound on the machine ree was too loose.	l or it	
CAOX CA1X	© PCA "MPU" O PCA "RPA" △ PCA "SVA"			- 1130 -		Tape ran away. Q-counter overflows.		
CA2X CA3X	 Poor media or soil of head and/or transport Idler tachometer Tension sensor assent PCA "IFC" PCA "MPU" PCA "SVA" 	of Read/Write t bly		- 1420 1410 1130 -		Tape was faster or slower than standa (start end velocity check)	rd speed.	
CA4X ک CA7X	 △ Power supply unit ○ PCA "MPU" ○ PCA "SVA" ○ PCA "RPA" 			1500 - - 1110		CA4X, CA5X Early stop check		
	 File reel motor Machine reel motor File reel tachometer Machine reel tachome Operation restacher 	ter		1300 1300 1330 1330		CA6X, CA7X Late start check		
	 Operation mistake Poor media or soil of head and/or transport Cable between PCA "S PCA "WTA" or between PCA "RPA" Cables between PCA ' 	of Read/Write t WA" and a PCA "SVA" 'RPA" and		-				
-	Sensors						T	

Fault Symptom	Codes CA8X to CD20	CODE MAP FSC				M2441A/2442A DLMT	MAP 1290)
Fault symptom codes	Suspected faulty	location	MAP No.	Go to REP No.	. TEST No.	- Explanation		Other unit MAP No.
CA8X 2 CAFX	© PCA "SVA" O PCA "WTA" O Read/Write head			- 1120 1240		Incorrect write or erase status.		
CCOX	<pre>③ Operation mistake</pre>			- 1130 -	Appendi: A	x Undefined servo command was issued.		
CC2X cC7X	© PCA "IFC" © PCA "MPU"			1130 -		CC2X, CC3X A command was issued to the MTU in ready state.	a not	-
						CC4X, CC5X A command was issued to the MTU wit BOT status.	hout	
						CC6X, CC7X A write command was issued to the M not write enable.	TU while	
CC8X ک CCFX	© PCA "IFC" © PCA "MPU"			1130 -		CC8X, CC9X An undefined command was issued.		
						CCAX, CCBX Command was reissued on executing 1 CCCX, CCDX	ast one.	
						Microprogram out of order. CCEX, CCFX A write command was issued to the M being file protected.	TU while	
CD00	© PCA "MPU" ○ RCA "PDA"			-		Microprogram self-diagnostic error		
CD02	• PCA "VFO" • PCA "RFM" • PCA "WFM"							
	O PCA "IFC"			1130				
CD03 ∿ CD1F	© PCA "MPU"			-		Microprogram self diagnostic error		
CD20	◎ PCA "IFC" ○ PCA "MPU"			1130		RAM failure		
						M2441A/2442A DLMT	MAP 1290)

Fault Symptom	Codes CD30 to CE2D	CODE MAP FSC				M2441A/2442A DLMT	MAP 1300)
Fault symptom codes	Suspected faulty	location	MAP No.	Go to REP No.	. TEST No.	Explanation		Other unit MAP No.
CD30 ~ CD32	© PCA "MPU"			-		Q-counter failure		
CD33	© PCA "MPU" O PCA "IFC"			- 1130		Q-counter or register failure		
CD34 ∿ CD5F	© PCA "MPU"		-	-	1	Q-counter or A-counter or B-counter f	ailure	
CD7A	◎ PCA "IFC" ○ PCA "MPU"			1130 -		MP Interrupt circuit failure		
CEO1 CEO2	© PCA "MPU" O PCA "RDA" O PCA "VFO" O PCA "RFM" O PCA "WFM" O PCA "IFC"			- 1140 - - - 1130		Microprogram self diagnostic error		
CE03 ∿ CE18	⊚ PCA "MPU"			-		Microprogram self diagnostic error		
CE1D CE1E	 PCA "SVA" PCA "MPU" Cable between back power supply unit 	panel and		- - -		Register failure of power supply cont	rol	
CE1F	 PCA "SVA" PCA "MPU" Power supply unit of 	: Fuse		- - 1500		Power supply control failure	· · · · · · · · · · · · · · · · · · ·	
CE20	© PCA "IFC" • PCA "MPU"			1130 -		RAM failure		
CE21 ∿ CE23	© PCA "RDA" O PCA "MPU"			1140 -		Register failure in read circuit		
CE24 CE25	© PCA "MPU" O PCA "SVA"					Register failure in write circuit		
CE29 ∿ CE2D	© PCA "IFC" O PCA "MPU"			1130 -		Register failure in servo circuit		
	******			<u>Γ</u>		M2441A/2442A DLMT	MAP 130	0

Fault Symptom	Codes CE31 to CE41	CODE MAP FSC				M2441A/2442A DLMT	MAP 131	0
Fault symptom codes	Suspected faulty	location	MAP No.	Go to REP No.	TEST No	Explanation .		Other unit MAP No.
CE31 ~ CE33	© PCA "SVA" ○ PCA "MPU"			-		Write circuit or erase circuit fails	ire	
	△ Cable between PCA "M or between PCA "MPU"	PU" and PCA "WTA" and "RPA"		-		CE32: WLCHK CE33: WHCHK		
	△ Cable between PCA "S or between PCA "SVA" "RPA"	VA" and "WRA" and PCA		-				
CE34	 PCA "SVA" BOT/EOT sensor PCA "MPU" 			- 1400 -		BOT sensor or sensor circuit failure	!	
	○ PCA "RPA" △ Cable between PCA "R PCA "RPA"	DA" and		1110 -				
	△ Cable between PCA "M PCA "RPA"	IPU" and		-				
CE35	 ◎ PCA "SVA" ◎ BOT/EOT sensors ○ PCA "MPU" ○ PCA "RPA" △ Cable between PCA "F 	DA" and		- 1400 - 1110 -		EOT sensor or sense circuit failure		
	PCA "RPA"	PU" and PCA "MPU"		_				
CE38 CE39	© PCA "SVA" O PCA "MPU"			-		Servo amplifier failure CE38: File reel CE39: Machine reel		
CE40	◎ BOT/EOT sensors ◎ Fan alarm cable			1400		Cable check from back panel to power unit or from back	supply	
CE41	 Cable between PCA "S PCA "RPA" Cable between PCA "S PCA "WRA" 	VA" and VA" and				Cable check between PCA "SVA" and PC or between PCA "SVA" and PCA "WTA"	A "RPA"	
	L	· · · · · · · · · · · · · · · · · · ·	<u>I</u>	Г		M2441A/2442A DLMT	MAP 131	0

Fault Sympton	n Codes CE42 to CEE5	CODE MAP FSC				M2441A/2442A DLMT	MAP 132	0
Fault symptom codes	Suspected faulty	location	MAP No.	Go to REP No	. TEST No	Explanation .		Other unit MAP No.
CE42	© Cable between PCA "S PCA "RPA" © Cable between PCA "F	VA" and PA" and sensors		-		Cable check between PCA "SVA" and PCA Cable check between PCA "RPA" and ser	. "RPA" Isors	
CE43	© Cable between PCA "M PCA "WTA"	PU" and		-		Cable check between PCA "MPU" and PC4	WTA"	
CE44	③ Cable between PCA "M PCA "RPA"	PU" and		-		Cable check between PCA "MPU" and PCA	. "RPA"	
CE45	⑦ Cable between PCA "F PCA "RPA"	DA" and		-		Cable check between PCA "RDA" and PCA	. "RPA"	
CE49	③ Cable between PCA "I operator panel	FC" and		-		Cable check between PCA "IFC" and ope panel	rator	
CE50	IFCA "IFC" ○ PCA "MPU"			1130 -		Servo table input or output failure		
CE51	© PCA "SVA" O PCA "IFC" O PCA "MPU"			- 1130 -		Write current control circuit failure	:	N. N
CE54 ح CE58	© PCA "IFC" • PCA "MPU"			1130 -		Servo table read out failure		
CE70 ک CE9F	© PCA "IFC"			1130		Tension counter failure		
CEE1	© PCA "SVA"			-	+	Unsuitable PCA "SVA", refer to Append	lix C	
CEE2	© PCA "RDA"			1140		Unsuitable PCA "RDA", refer to Append	lix C	
CEE3	⑦ PCA "VFO"			-		Unsuitable PCA "VFO", refer to Append	lix C	
CEE4	© PCA "WTA"			-		Unsuitable PCA "WTA", refer to Append	lix C	
CEE5	© PCA "BUF"			-		Unsuitable PCA "BUF", refer to Append	lix C	
							<u> </u>	
				· 「		M2441A/2442A DLMT	MAP 132	0
M2441A/2442A DLMT

Fault Symptom	Codes CFO1 to CF73	CODE MAP FSC				M2441A/2442A DLMT MAP 133	0
Fault symptom codes	Suspected faulty	location	MAP No.	Go to REP No.	TEST No.	Explanation	Other unit MAP No.
CF01 2 CF0F	© PCA "MPU"			-		Power on diagnosis error CF01 Branch test error or ALU test error CF02 Test bit branch error CF03 AND immediate error CF04 EOR " CF05 OR " CF06 ADD " CF07 SUB " CF08 AND error CF08 AND error CF09 OR " CF08 SUB " CF06 SUB " CF0C ADD " CF0D NAND/LSHIFT error CF0F JUMP ON register error	
CF20	<pre>© PCA "IFC" ○ PCA "MPU"</pre>			1130		Power on diagnosis error RAM test error	
CF30 ? CF3A	© РСА "IFC" . ○ РСА "МРU"			1130 -		Power on diagnosis error Register set or reset test error CF30 TEST MODE bit error CF31 DTXFR register error CF32 DTXFR register clear CF33 TPSIG register set error CF34 TPSIG register reset error CF35 BUS IN register set error CF36 BUS IN register reset error CF37 IFSIG register set error	
CF40 ∿ CF45	© PCA "WFM" O PCA "IFC"			- 1130		LSI scan test error	
CF48 ∿ CF4D	© PCA "RFM" O PCA "IFC"			- 1130		LSI scan test error	
CF70 ∿ CF73	 © РСА "МРU" ○ РСА "IFC" 			- 1130		Counter test error	

5 - 22

MAP 1330

Fault Symptom	Codes D010 to D022	CODE MAP FSC			[M2441A/2442A		MAP 1340	
Fault symptom codes	Suspected faulty	location	MAP No.	Go to REP No	. TEST No	Explanatio	on		Other unit MAP No.
D010	© Poor media or soil o	f Read/Write		-		No block detected in the write	command	1	
	head and/or transpor	t							
	O Read/Write head			1240					
	O PCA "WTA"			1120					
	O PCA "RPA"			1110					
	O PCA "SVA"			-					
	O Cable between PCA "R PCA "RPA"	DA" and		-					
	\triangle PCA "RDA"		þ	1140					
	△ PCA "RFM"			-					
	△ PCA "WFM"		- ·	-					
	△ Cable between PCA "M PCA "WRA" or between PCA "RPA"	PU" and PCA "MPU"		_					
D018	© Read/Write head			1240		Noise data detected during era	se opera	ation	
	◎ Shied Block			1370					
	O PCA "WTA"			1120					
	O PCA "RPA"			1110					
	O Cable between PCA "R	DA" and PCA "RPA"		-					
	△ PCA "SVA"			-					
	△ Cable between PCA "M PCA "WTA" or between and PCA "RPA"	IPU" and PCA "MPU"		-					
D020	◎ PCA "IFC"			1130		Write bus parity check at writ	e data i	transfer.	
	O PCA "BUF"			-					
	△ Interface cable			-					
	riangle Host adapter			-					
D022	© PCA "WFM"			-		Parity error of X-buffer BUS I	N regist	ter	
	O PCA "RFM"			-					
	O PCA "IFC"			1130					
				1					
	<u> </u>				M2441A/2442A DLMT		MAP 1340)	

Fault Symptom	Codes D024 to D220	CODE MAP FSC				M2441A/2442A DLMT	MAP 1350)
Fault	Suggested faulty	logation		Go to		Evaluation		Other unit
symptom codes	Suspected faulty	Tocation	MAP No.	REP No	. TEST No.			MAP No.
D024	O PCA "WFM"			-		CRCA was not equal to CRCB.		
	O PCA "RDA"			1140				
	O PCA "VFO"			-				
	O PCA "RFM"			-				
·	△ PCA "RPA"			1110				
	△ Poor media or soil of head and/or transport	of Read/Write		-				
D026	◎ PCA "WFM"			-		Parity error of X-buffer BUS OUT regi	ster	
	O PCA "IFC"			1130				
D028	© PCA "WFM"			-		Write trigger VRC error		
	O PCA "RPA"			1140				
	O PCA "VFO"			-				
	O PCA "IFC"			1130				-
D110	© PCA "RFM"			-		Control error of deskewing buffer		
	O PCA "RDA"			1140				
	O PCA "VFO"			-				
D180	Poor media or soil of head and/or transport	of Read/Write		-		VRC error		•
	◎ PCA "RDA"			1140				
	© PCA "VFO"			-				
	O PCA "RFM"			-				
	O PCA "RPA"			1110				
	riangle Cable between PCA "F PCA "RPA"	DA" and		-				
D220	Programming mistake mistake	or operation		-		Load point was detected during BWD re operation.	ad type	
	O PCA "MPU"			-		BWD read type command was issued on t	he load	
	△ PCA "SVA"			-				
	riangle Read/Write head			1240				
	• • • • • • • • • • • • • • • • • • •			Γ		M2441A/2442A DLMT	MAP 1350)

Fault Sympton	n Codes D222 to D420	CODE MAP FSC				M2441A/2442A DLMT	MAP 136	0
Fault	Suspected faulty	location		Go to		Fynlanation		Other unit
symptom codes	Suspected faulty	iocation	MAP No.	REP No	. TEST No.			MAP No.
D222	◎ BOT/EOT sensor			1400		Load point was not detected after AF		
	 Poor media or soil a head and/or transport 	of Read/Write rt		-		detection during BWD read type opera	tion.	
	O PCA "RDA"			1140				
	○ PCA "RFM"							
	O PCA "IFC"			1130				
D2F0	O BOT/EOT sensor			1400		EOT marker was detected during diagr	ostic	
	○ PCA "IFC" operation	mistake		1130		forward command.		
D410	Poor media or soil of Read/Write head and/or transport Read/Write head			-		IBG (Inter Block Gap) was not detect identification burst detection.	ed after	
	○ Read/Write head			1240				-
	O PCA "RPA"			1110		· · · · ·		
	\odot pca "rda"			1140				
	O PCA "RFM"	O PCA "RFM"		-				
	△ PCA "MPU"			-				
	△ Cable between PCA "RDA" and PCA "RPA"			-				
D420	O PCA "RPA"			1110		IBG (Inter Block Gap) was not detect	ed after	
	O PCA "RDA"			1140		tape mark detection.		
	○ PCA "RFM"			-				
	△ PCA "MPU"			-				
	riangle Read/Write head			1240				
	△ Poor media or soil of head and/of transport	of Read/Write rt		-				
	△ Cable between PCA "I PCA "RPA"	RDA" and		-	×			
				Г		M2441A/2442A DLMT	MAP 136	0

Fault Symptom	Codes D480 to D840	CODE MAP FSC				M2441A/2442A DLMT	MAP 137	0
Fault	Suspected faulty lo	cation		Go to				Other unit
symptom codes			MAP No.	REP No.	TEST No.	,		MAF NO.
D480	© Operation mistake			-		Data was not found in the prescribe	d tape	
	 Poor media or soil of R head and/or transport 	ead/Write		-		length during FWD read type command	operation.	
	\triangle Read/Write head			1240				
	△ PCA "RPA"			1110				
	△ PCA "RDA"			1140				
	△ PCA "RFM"			-				
	△ РСА "МРИ"			-				
	△ Cable between PCA "RDA" and PCA "RPA"			-				
D810	O Tape (Media)					Tape stopped in the shorter distance	e than the	
	○ Idler tachometer			1420		prescribed one in the crease detect	ion routine	
	○ File reel motor			1300		during a read type command operation		
	○ Machine reel motor	○ Machine reel motor		1300				
	△ Tape cleaner			1230				
D820	O Idler tachometer			1420		D820		
D880	• Tension sensor assembly			1410		Tape speed out of the tolerance	anaration	
	O File reel motor			1300		during identification burst write	operación.	
	O Machine reel motor			1300		D880		
	O PCA "SVA"		- · · ·	-		during write operation.		
	O Cable between PCA "SVA" PCA "WTA"	and		-				
	\triangle Cables between PCA "RPA	."		-				
	△ Tape cleaner			1230				
D840	O Idler tachometer			1420	-	Start velocity check occured during	write	1
2010	O Tension sensor assembly	,		1410		operation		
	O File reel motor			1300				
	O Machine reel motor			1300				
	O PCA "SVA"			-				
	O Cable between PCA "SVA" PCA "WRA" or between PC and PCA "RPA"	and A "SVA"		-				
	O Cables between PCA "RPA	" and sensors		-				
	△ Tape cleaner			1230				
				Γ		M2441A/2442A DLMT	MAP 137	0

Fault Symptom	Codes E002 to E204	CODE MAP FSC			[M2441A/2442A DLMT	MAP 138	0
Fault symptom codes	Suspected faulty	location	MAP No.	Go to REP No	. TEST No	Explanation		Other unit MAP No.
E002	⑦ Program mistake or o mistake	peration		-		Tape mark was detected in read, s backspace command operation.	Tape mark was detected in read, space, or backspace command operation.	
E080	O Magnetic tape			-		Data Overrun		
	O PCA "RDA"			1140				
	O PCA "VFO"			-				
	O PCA "RFM"			-				
	O PCA "WFM"			-				
	O PCA "IFC"			1130				
E204	04 © Poor media or soil of Read/Write head and/or transport			-		Identification burst write error	occured.	
	○ PCA "RDA"			1140				
	○ PCA "RFM"			-				
	O PCA "WFM"			-				
	O PCA "SVA"			-				
	○ PCA "WTA"			1120				
	O PCA "RPA"			1110				
	○ Read/Write head			1240				
	O Shield block			1370				
	riangle Cable between PCA "R PCA "RPA"	DA" and		-				
	△ Cable between PCA "M PCA "WTA" or between and PCA "RPA"	PU" and PCA "MPU"		-				
				Γ		M2441A/2442A DLMT	MAP 138	0

Fault Symptom	Codes E205 to E206 CODE	MAP FSC			M2441A/2442A DLMT MAP		390	
Fault	Suspected faulty location		Go to		Explanation		Other unit	
ymptom codes	Juspected Taurey Tocacion	MAP No.	REP No.	TEST No.			MAP No.	
E205	Poor media or soil of Read/Win head and/of transport	rite	-		SAGC check occured in write type comm	and.		
	O PCA "RDA"		1140					
	O PCA "RFM"		-					
	O PCA "WFM"		-					
	O PCA "SVA"		-					
	O PCA "WTA"		1120					
	O PCA "RPA"		1110					
	○ Read/Write head		1240					
	△ Shield block		1370					
	\triangle Cable between PCA "RDA" and PCA "RPA"		-				1	
	△ Cable between PCA "MPU" and PCA "WRA" or between PCA "MPU PCA "RPA"	J ''	_					
E206	Poor media or soil of Read/Win head and/or transport	rite	-		ARA identification burst write error	occured.		
	O PCA "RFM"		-					
	O PCA "WFM"		-				- '	
	△ PCA "RDA"		1140					
	△ PCA "SVA"		-					
	△ PCA "WTA"		1120					
	△ PCA "RPA"		1110					
	riangle Read/Write head		1240					
	△ Shield block		1370					
	\triangle Cable between PCA "RDA" and PCA "RPA"		-					
	△ Cable between PCA "MPU" and PCA "WTA" or between PCA "MPU and PCA "RPA"	יינ	-					
			1	1				

M2441A/2442A DLMT

B03P-5325-0100A...02

symptom codes

E205

E206

5 - 28

MAP 1390

Fault Symptom	Codes E208 to E20C	CODE MAP FSC					M2441A/2442A DLMT	MAP 1400)
Fault symptom codes	Suspected faulty	location		Go to	TROT N		Explanation		Other unit MAP No.
			MAP NO.	KEP NO	IESI N	•.			
E208	O Adjustment (Azimuth)	5 .		1110			Skew error occured in a write command	•	
	head and/or transpor	t Read/Write		-					
	O PCA "WTA"			-					
	O PCA "RPA"			1120					
	O PCA "RDA"			1110					
	O PCA "VFO"			1140					
	O PCA "RFM"			-					
	riangle Read/Write head			1240					
	△ Cable between PCA "RDA" and PCA "RPA"			-					
	△ Cable between PCA "M PCA "WTA" or between and PCA "RPA"	IPU" and PCA "MPU"		-					
E20A	Poor media or soil of Read/Write head and/or transport			-			Write Tape Mark Error		
E20C	O PCA "WTA"			1120			E20A Tape mark was not written corre	ctlv.	
	O PCA "RPA"			1110			E20C IBG after tape mark was not det	ected.	
	O PCA "RDA"			1140					
	O PCA "RFM"			-					
	O PCA "WFM"			-					
	\triangle Read/Write head			1240					
	riangle Shield block			1370					
	△ Cable between PCA "R PCA "RPA"	DA" and							
	△ Cable between PCA "M PCA "WTA" or between and PCA "RPA"	IPU" and PCA "MPU"		_					
			<u></u>	· ۲			M2441A/2442A DLMT	MAP 1400)

Fault Symptom	Codes E210 to E21C	CODE MAP FSC			[M2441A/2442A DLMT	MAP 1410)
Fault	Currented faultu	leastion		Go to		Fynlanation		Other unit
symptom codes	Suspected faulty	location	MAP No.	REP No	. TEST No	- Explanation	F	
E210	 Poor media or soil o head and/or transpor PCA "RPA" PCA "RDA" PCA "VFO" 	f Read/Write t		- 1110 1140 -		Multi track error in write command o	operation.	
	 △ Read/Write head △ Shield block △ PCA "WTA" △ PCA "SVA" △ PCA "RFM" △ PCA "WFM" △ Adjustment (Azimuth) △ Cable between PCA "R PCA "RPA" △ Cable between PCA "M PCA "WTA" or between 	DA" and PU" and PCA "MPU"		1240 1370 1120 - - 2110 - - -				
E218 E21A E21C	 and PCA "RPA" Poor media or soil o head and/or transpor PCA "RPA" PCA "RPA" PCA "RPA" PCA "RFM" PCA "WRM" 	f Read/Write t		- 1110 1140 - -		E218 IBG was detected at preamble in write command operation. E21A IBG was detected at postamble in write command operation. E21C IBG was detected after block form.	at error	
	 △ Read/write head △ Shield block △ PCA "SVA" △ PCA "WTA" △ Adjustment (Azimuth) △ Cable between PCA "R PCA "RPA" △ Cable between PCA "M PCA "WTA" or between and PCA "RPA" 	DA" and PU" and PCA "MPU"		1240 1370 - 1120 2110 - -		occured in write command operation	1.	
				<u> </u> г			MAD	· · · · · · · · · · · · · · · · · · ·

B03P-5325-0100A...02

5 - 30

Fault Sympton	Codes E220 to E242	CODE MAP FSC				M2441A/2442A DLMT	MAP 142	0
Fault	Suspected faulty	location		Go to		Explanation		Other unit
symptom codes			MAP No.	REP No.	TEST No	•		MAP NO.
E220	Poor media or soil o head and/or transpor	f Read/Write t		-		Drop out was detected in the writ operation.	e command	
	O PCA "RDA"			1140				
	△ Adjustment (Azimuth)			2110				
E240	Poor media or soil on head and/or transport	f Read/Write t	1			Start read check occured in write operation.	command	
	O Idler tachometer			1420				
	O Tension sensor assem	bly		1410				
	O Adjustment (Read gai	n)		2330				
	O PCA "RPA"			1110				
	O PCA "RDA"			1140				
	O PCA "VFO"			-				
	O PCA "RFM"			-				
	○ PCA "WFM"	O PCA "WFM"		-				
	riangle Read/Write head			1240				
	△ PCA "IFC"			1130				
	△ PCA "SVA"			-				
E241	O Shield block			1370		Early begin read back check was d	etected in	
E242	O PCA "WTA"			1120		write command operation		
	O PCA "RPA"			1110				
	O Adjustment (Read gai	n) -		2330				
	O PCA "RDA"			1140				
	\odot PCA "RFM"			-				
	O PCA "WFM"			-				
	riangle Read/Write head			1240				
	△ PCA "MPU"			-				
	△ PCA "SVA"	-		-				
			1					
		54 C						
				Γ		M2441A/2442A DLMT	MAP 142	0

B03P-5325-0100A...02

Fault Sympton	Codes E244 to E282	CODE MAP FSC				M2441A/2442A DLMT	MAP 1430)
Fault		1		Go to		Reg Long ad an		Other unit
symptom codes	Suspected faulty	location	MAP No.	REP No.	TEST No.			MAP No.
E244	Poor media or soil o head and/or transpor	f Read/Write t		-		Slow begin read back check Beginning of data was not detected	within	
	O Idler tachometer			1420	-	the specified time.		
	O Sensor in the file r	eel tachometer		1330				
	 Sensor in the machin tachometer 	e reel		1330				
	O File reel motor			1300				
	O Machine reel motor			1300				
	O PCA "RPA"			1110				
	O PCA "RDA"			1140				
	O PCA "RFM"			-				
	O PCA "WFM"			-				
1. J. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1.	O Read/Write head			-				
	△ PCA "IFC"			1130				
	△ PCA "MPU"			-				
	△ Tension sensor assembly			1410				
E260 E262	 Poor media or soil o head and/or transpor 	f Read/Write t		-		E260 CRC error was detected in the write	command	
E264	O PCA "RPA"			1110		operation.		
	O PCA "RDA"			1140		E262		
	O PCA "VFO"			-		CRCB was not equal to CRCD at GCR m	ode in	
	O PCA "RFM"			-		E264		
	O PCA "WRM"			-		CRCB was not equal to CRCC in PE mo	de in	
	riangle Read/Write head			1240		a write command operation.		
	△ Adjustment Azimuth)			2110				
	riangle Adjustment (Read gain	n)						
E280 E282	 Poor media or soil on head and/or transport 	f Read/Write t		-		E280 End data check was detected in the	write	
	O PCA "RPA"			1110		command operation.		
	O PCA KPA			1140		E282		
						Postample error was detected in the	write	
	O PCA "VFO" O PCA "PEW"			-		command operation.		
	O PLA "KFM"	-)		-				
L	O Adjustment (Kead gai			2330	1			
				Γ		M2441A/2442A DLMT	MAP 1430	

Fault Symptom	Codes E284 to E310	CODE MAP FSC			[M2441A/2442A DLMT	MAP 1440)	
Fault symptom codes	Suspected faulty	location	MAP No.	Go to REP No	. TEST No	Explanation		Other unit MAP No.	
E284	 Poor media or soil o head and/or transpor 	f Read/Write t		-		Slow end read back check was detected write command operation.	in the		
	O Idler tachometer			1420					
	\odot Sensor in the file r	eel motor		1330					
	O Sensor in the machin	e reel motor		1330					
	O File reel motor			1300					
	O Machine reel motor			1300					
	O PCA "RPA"			1110					
	O PCA "RDA"			1140					
	○ PCA "RFM"			-					
	△ BOT/EOT sensor			1400					
	△ PCA "MPU"			-					
	△ PCA "SVA"			-					
	△ Adjustment (Read gain)			2330					
E302 E305	 Operation mistake Poor media or soil of Read/Write head and/or transport 			-		E302 Not capable in read or space comman operation (The cause is the recorded density	E302 Not capable in read or space command operation (The cause is the recorded density		
	O PCA "RPA"			1110		on tape differs from what the host			
	O PCA "RDA"			1140		expected.)			
	\odot pca "rfm"			-		E305			
	\odot Read/Write head			-		SAGC check was detected in read, sp	ace, or		
	O Cable between PCA "R PCA "RPA"	DA" and		-					
E310	⑦ Poor media or soil o head and/or transpor	f Read/Write t		-		Multi-track error was detected in rea command operation.	d		
	O PCA "RPA"			1110					
	O PCA "RDA"			1140					
	O PCA "VFO"			-					
	riangle Read/Write head			1240					
	△ PCA "RFM"			-					
	△ PCA "WFM"			- 1					
	△ Adjustment (Read gain)			2330					
	△ Cable between PCA "RDA" and PCA "RPA"			-					
				Γ		M2441A/2442A DLMT	MAP 1440)	

Fault Sympton	Lt Symptom Codes E318 to E31C CODE MAP FSC			M2441A/2442A DLMT	MAP 1450)		
Fault symptom codes	Suspected faulty location		Go to		TEST No.	Explanation		Other unit MAP No.
E318	© Poor media or soil o	of Read/Write		-		IBG was detected before preamble was		
	 PCA "RPA" PCA "RDA" PCA "VFO" PCA "RFM" PCA "WFM" PCA "MPU" PCA "SVA" Read/Write head 			1110 1140 - - - - 1240				
	 △ Adjustment (Kead Gai △ Idler tachometer △ File reel motor △ Machine reel motor 	n)		-				
E31A E31C	 Poor media or soil on head and/or transport PCA "RPA" PCA "RDA" PCA "VFO" PCA "VFO" PCA "RFM" PCA "WFM" 	f Read/Write t		- 1110 1140 - - -		E31A IBG was detected before postamble w recognized in read command operation E31C IBG was detected before the correct length of postample was detected.	vas on. t	
	 △ Adjustment (Read Gal △ Read/Write head △ Cable between PCA "R PCA "RPA" 	n) DA" and		2330 1240 -				
		•						
	1		L	<u>ا</u>	1	M2441A/2442A DLMT	MAP 1450)

Fault Symptom Codes E320 to E368 CODE MAP FSC			M2441A/2442A DLMT	MAP 146	0			
Fault symptom codes	Suspected faulty location		Go to			_ Explanation		Other unit MAP No.
			MAP NO.	REP NO	. IESI NO	•		
E320	Poor media or soil of Read/Write head and/or transport		-			Skew error was detected in read command operation.		
	© PCA "RDA"			1140				
	© PCA "VFO"			-				
	O PCA "RFM"			-				
	O PCA "RPA"			1110				
	O Adjustment (Azimuth)	1		2110				
	△ Cable between PCA "F PCA "RPA"	DA" and		-				
E340	 Poor media or soil of head and/or transport 	of Read/Write		-		Start read check occured in read com operation.	nand	
	O PCA "RPA"			1110				
	O PCA "RDA"			1140				
	O PCA "VFO"			-				
	O PCA "RFM"			-				
	△ Adjustment (Read gai	.n)		2110				
	△ PCA "MPU"			_ '				
	△ PCA "SVA"			-				
	\triangle Idler tachometer			1420				
	△ File reel motor			1300				
	riangle Machine reel motor			1300				
E360 E362	O Poor media or soil of head and/or transport	f Read/Write t		-		E360 CRC error was detected in read com	nand	
E368	O PCA "RPA"			1110		operation.		
	O PCA "RDA"			1140		E362		
	O PCA "VFO"			-		E240	•	
	○ PCA "RFM"			-		CRCC was irregular in read.		
	O PCA "WFM"				-			
	\triangle Read/Write head			1240				
	△ Adjustment (Azimuth, Read gain)		2110					
					<u> </u>			
						M2441A/2442A DLMT	MAP 146	0

Fault Symptom Codes E380 to E41C CODE MAP FSC				[M2441A/2442A	MAP 147	0	
Fault symptom codes	Suspected faulty location		Go to MAP No. REP No.		. TEST No	Explanation		Other unit MAP No.
E380	O Poor media or soil head and/or transpo	of Read/Write rt		-		End data check was detected in read operation.	command	
	O PCA "RPA"			1110				
	O PCA "RDA"			1140				
	O PCA "VFO"			-				
	O PCA "RFM"			-				
	O PCA "WFM"			-				
	△ Adjustment (Read ga	in)		2110				
	△ Read/Write head			1240				
	△ PCA "MPU"			-				
	△ PCA "SVA"			- '				
E382	 Poor media or soil of head and/or transport 	of Read/Write		_		Postamble error was detected in read operation.	command	
	O PCA "RPA"			1110				
	O PCA "RDA"			1140				
	O PCA "VFO"			-				
	O PCA "RFM"			. -				
	O PCA "WFM"			_ '				
	△ Adjustment (Read ga:	in)		2110				
E408	◎ PCA "RDA"			1140		Error in loop-write-to-read		
E410	◎ PCA "RFM"			-		E408		
E418	◎ PCA "WFM"			-		Skew error occured.		
	O PCA "VFO"			-		E410		
						Plio		
						Start read check (IBG was detected before preamble recognized.)	Vas	
E41A	◎ PCA "VFO"			-		Error in loop-write-to-read		
E41C	© PCA "RFM"			-		E41A		
	© PCA "WFM"	·		-		IBG was detected in data area.		
	O PCA "RDA"			1140		E41C IBG was detected after block forma occured.	t error	
	I			Γ			MAP 147	0

Fault Symptom	C Symptom Codes E420 to E4E9 CODE MAP FSC			M2441A/2442A DLMT	MAP 1480)		
Fault	Suspected faulty	location	Go to			Explanation		Other unit
symptom codes	• •		MAP No.	REP No.	. TEST No.	•		MAP NO.
E420	© PCA "RDA"			1140		Drop out was detected in loop write t	o read	
	© PCA "RFM"			-		command operation.		
	© PCA "WFM"			-				
E440	© PCA "VFO"					Error in loop-write-to-read		
2 F(90	O PCA "RFM"			-		E440 Start read check occured.		
E402	© PCA "WFM"			-		F463 CRCB was not equal to CRCD in G	CR mode	
	○ PCA "RDA"			1140		E464 CRCB was not equal to CRCC in P E480 End data check was detected. E482 Postamble error was detected.	E mode.	
E484	© PCA "RDA"			1140		Error in loop-write-to-read		
	© PCA "RFM"			-		Slow end read back check was detected	•	
	© PCA "WFM"			-				
	O PCA "VFO"			-				
E4E0	© PCA "RDA"			1140		Error in operator panel diagnostics		
E4E9	◎ PCA "RFM"			-		E4E0: Time sensor error (some track	is set.)	
	© PCA "VFO"			-		not set.)	15	
	O PCA "WFM"			-		E4E2: DIBG is not set before testing E4E3: DBOB is not set.	•	
	O PCA "IFC"			1130		E4E4: DNOIS is not set.		
	O PCA MPU			-		E4E5: HBLK is not set. E4E6: HNOIS is not set.		
						E4E7: DTM is not set. E4E8: HTM is not set.		
						E4E9: DARA is not set.		
				Г		M2441A/2442A DIMT	MAP 1480	

Fault Symptom	mptom Codes F001 to F200 CODE MAP FSC				M2441A/2442A DLMT	MAP 149	D	
Fault symptom codes	Suspected faulty	location	MAP No.	Go to REP No.	TEST No.	Explanation		Other unit MAP No.
F001 ? F003	© PCA "IFC" © PCA "MPU"			1130 -		Error in operator panel diagnostics F001: Time out trap enable of DVC be CMISSU F002: Time out of command acceptance IFC to DVC F003: Time out of reset acceptance o	fore from f DVC	
F110	 PCA "RDA" PCA "RFM" PCA "VFO" PCA "WFM" PCA "IFC" PCA "MPU" 			1140 - - - 1110 -		Unmatch error track at LWR mask test		
F120 ~ F130	Magnetic tape Tape path PCA "RDA" PCA "RFM" PCA "WTA" PCA "VTO"	n Antonio antonio		- - 1140 1120 1110 -		Error detection or correction test F120: Unmatch error track F122: One or two correction is not s F123: Data check is not set. F124: Data check is set. F125: Multi-track error is not set. F130: WTM error is not set.	et.	
	 ○ Head assembly △ PCA "WFM" △ PCA "IFC" △ PCA "SVA" △ Cable between PCA "R PCA "RPA" 	DA" and		1240 - 1130 - -				
F200	Cable between PCA "M PCA "WRA" or PCA "MP and PCA "RPA" O PCA "MPU"	U" and		-		Tacho counter overflow error	5. 	
	O Idler tachometer ass O PCA "RPA" O PCA "IFC"	embly		1420 - 1110				
	 Cable PCA "MPU" and or PCA "MPU" and PCA Cable PCA "RPA" and 	PCA "WTA" "RPA" sensors						
						M2441A/2442A DLMT	MAP 1490)

Fault Symptom	m Codes F300 to FF00 CODE MAP FSC		[M2441A/2442A DLMT	MAP 150	0		
Fault symptom codes	Suspected faulty location		Go to MAP No. REP N		. TEST N	Explanation		Other unit MAP No.
F300	 Magnetic tape Wear of tape path PCA "RDA" PCA "WTA" 			- - 1140 1120		Write SAGC error in Read level test		
	O PCA "RPA" O Head assembly			1110 1240				
F310	 Magnetic tape Wear of tape path PCA "RDA" PCA "RPA" Head assembly 			- 1140 1110 1240		Read level is not enough.		
F320	 Tape path (shield b Head assembly PCA "RDA" PCA "WTA" PCA "RDA" PCA "RTM" PCA "RFM" PCA "WFM" Magnetic tape Wear of tape path 	lock)		1370 1240 1140 1120 1110 - - - -		Feed through test error		
F340	 Tape path Wear of tape path Magnetic tape Head assembly. PCA "RDA" PCA "RPA" 			- - 1240 1140 1110		PE read amplifier gain adjustment er (gain too high)	ror	
FF00	◎ Operation mistake △ PCA "MPU" △ PCA "IFC"			- 1130		Already in test mode by field tester		
						M2441A/2442A DLMT	MAP 150	0

CHAPTER 6 MAINTENANCE

B03P-5325-0100A...02

6 - 1

6 - 1 -

General

REP 1010	GENERAL	PRECAUTIONS

Replacement

REP 1050	MAGNETIC TAPE PANEL OPENING/CLOSING
REP 1100	PCA REPLACEMENT (GENERAL)
REP 1110	PCA 'RPA' REPLACEMENT
REP 1120	PCA 'WTA' REPLACEMENT
REP 1130	PCA 'IFC' REPLACEMENT
REP 1135	PCA 'MPU' REPLACEMENT
REP 1140	PCA 'RDA' REPLACEMENT
REP 1150	PCA 'SVA' REPLACEMENT
REP 1160	PCA 'BUF' REPLACEMENT
REP 1200	POWER SWITCH REPLACEMENT
REP 1210	DOOR SWITCH REPLACEMENT
REP 1220	ROLLER CATCH REPLACEMENT
REP 1230	TAPE CLEANER REPLACEMENT
REP 1240	READ/WRITE HEAD REPLACEMENT
REP 1300	REEL MOTOR ASSEMBLY REPLACEMENT
REP 1310	REEL HUB ASSEMBLY REPLACEMENT
REP 1320	MACHINE REEL REPLACEMENT
REP 1330	REEL TACHO REPLACEMENT
REP 1340	RIGHT/LEFT FAN REPLACEMENT
REP 1350	GUIDE REPLACEMENT
REP 1360	UPPER/LOWER FLANGE REPLACEMENT
REP 1370	SHIELD BLOCK REPLACEMENT
REP 1380	LOADING FAN REPLACEMENT
REP 1390	WRITE ENABLE SENSOR REPLACEMENT
REP 1400	BOT/EOT SENSOR ASSEMBLY REPLACEMENT
REP 1410	TENSION SENSOR ASSEMBLY REPLACEMENT
REP 1420	IDLER TACHO ASSEMBLY REPLACEMENT
REP 1430	OPERATOR PANEL REPLACEMENT
REP 1440	FILTER REPLACEMENT
REP 1500	POWER SUPPLY REPLACEMENT
KEI 1000	

Check and Adjustment

REP 2010	OUTPUT VOLTAGE CHECK AND ADJUSTMENT
REP 2110	AZIMUTH CHECK AND ADJUSTMENT
REP 2210	TENSION SENSOR CHECK AND ADJUSTMENT
REP 2220	IDLER TACHO CHECK AND ADJUSTMENT
REP 2310	BOT/EOT GAIN ADJUSTMENT
REP 2320	DEVICE TYPE/EC LEVEL/BOT GAIN/EOT GAIN
REP 2330	PE READ GAIN SETTING

REP 1010 GENERAL PRECAUTIONS

General Precautions

- 1. The power must be turned off before replacing part.
- 2. Correctly calibrated tools must be used.
- 3. Be careful not to lose any removed screws, washers and nuts.
- 4. Any part that falls into the equipment must always be removed.
- 5. Remember the conditions prior to replacement for the convenience of checking parts and performance.
- 6. When the part listed below table is replaced, it affects the machine revision, thereby checking the part revision and rewriting the machine revision. (i.e. EC level; REP2320-1)

REP 1050 MAGNETIC TAPE PANEL OPENING/CLOSING

- 1. M2441/M2443
 - (A) Opening the magnetic tape panel

Open the top cover.

Loosen the screw A.

With pushing the pin B on the left side of frame, pull up the magnetic tape panel until it is held by a latch.

(B) Closing the magnetic tape panel

While pushing the pin B on the left side of frame, push down the magnetic tape panel.

Fasten the screw A.

Close the top cover.

2. M2442/M2444

(A) Opening the magnetic tape panel

Open the front cover.

Loosen the two screws A.

Pull the magnetic tape panel by the handle.

(B) Closing the magnetic tape panel

Push the magnetic tape panel with the handle.

Fasten the screws 'A'.

Close the front door.







REP 1100 PCA REPLACEMENT (GENERAL)

- Note 1; This section is applied to each printed circuit assembly (PCA) located in shelf.
- Note 2; In the case of the standalone, it is necessary to open the rear cover. The method is shown in the chapter 2, Figure 2.6.

Removal

- 1. Loosen screw A and lower card guide plate.
- 2. Disconnect all the connectors attached to the PCA.
- 3. Extract the PCA using the tool.

Replacement

- 1. Insert the PCA by sliding in the upper and lower grooves.
- Insert firmly by using the tool.
 Insert firmly by using the tool.
 Connect all the connectors attached to the PCA.
 Raise card guide plate and secure screws A.

Check and Adjustment

Some PCAs require checks/adjustments. Look at the specified section/instructions.



REP 1110 PCA 'RPA' REPLACEMENT

Removal

- 1. Disconnect all the connectors CNJ41, 42, 43, 47, 48, 51 on PCA 'RPA' and 'WTA'.
- 2. Remove four screws 'A' which fasten the head block, then detach the head assembly including the read/write head, 'RPA', 'WTA' and bracket.
- 3. Remove the 'SG' (signal ground) wire which connects between PCA 'RPA' and read/write head, detaching screw 'B'.
- 4. Release the two nylon latches that support 'RPA', and then disconnect the connector CNJ44 located on PCA 'RPA' from read side head connector.
- 5. Remove the 'RPA' from the bracket.

Replacement

- 1. Insert the connector CNJ44 into the read side head connector.
- 2. Attach the PCA 'RPA' to the bracket and fasten the nylon latches.
- 3. Connect the 'SG' wire to the read/write head with the screw 'B'.
- 4. Attached the head assembly to the casting panel and fasten the four screws 'A' tightly.
- 5. Connect all the connectors CNJ 41, 42, 43, 47, 48, 51 to the PCA 'RPA' and to the PCA 'WTA'.

Check and adjustment

After this replacement, check and adjustment is required. Refer to the REP 2110, 2210, 2220, 2330.







REP 1120 PCA 'WTA' REPLACEMENT

Removal

- 1. Disconnect all the connectors CNJ41, 42, 43, 47, 48, 51 on PCA 'RPA' and 'WTA'.
- 2. Remove four screws 'A' which fasten the head block, then detach the head assembly including the read/write head, the 'RPA', the 'WTA' and the bracket.
- Release the two nylon latches that support 'WTA', and then disconnect the connector CNJ45 located on PCA 'WTA' from write side head connector. Disconnect the connector CNJ46 connected to erase head.
- 4. Remove the 'WTA' from the bracket.

Replacement

- 1. Connect the write head connector CNJ45 into the write side head connector and the erase head connector CNJ46.
- 2. Attach the PCA 'WTA' to the bracket and fasten the two nylon latches.
- 3. Attach the head assembly to the casting panel and tightly fasten the four screws to mount head block.
- 4. Connect all the connectors CNJ41, 42, 43, 47, 48, 51 to the PCA 'RPA' and the PCA 'WTA'.

Check and Adjustment

After this replacement, check and adjustment is required. Refer to the REP 2110, 2330.







B03P-5325-0100A...02

REP 1130 PCA 'IFC' REPLACEMENT

Removal

- 1. Separate connectors "A" and "B", and "1C07U" form the PCA 'IFC'.
- 2. Remove the PCA 'IFC' from the slot number 1A07. Refer to the REP 1100.

- 1. Set device address and write bus parity check function on the new PCA. Refer to the Figure 2.22.
- 2. Insert the new PCA in the slot number 1A07. Refer to the REP 1100.
- 3. Attach the connectors to the PCA.
- 4. See REP 2320 and REP 2310.



Removal

- 1. Separate connector 1C06 from the PCA 'MPU'.
- 2. Remove the PCA 'MPU' from slot number 1A06.

Replacement

- 1. Insert the new PCA in the slot number 1A06.
- 2. Attach the connector to the PCA position 1A06.





B03P-5325-0100A...02A

6 - 9

PCA 'RDA' REPLACEMENT REP 1140

Removal

- Separate connector CNJ14 from the PCA 'RDA'.
 Remove the PCA 'RDA' from the slot number 1A12. Refer to the REP 1100.

Replacement

- 1. Insert the new PCA in the slot number 1A12. Refer to the REP 1100.
- 2. Attach the connector to the PCA.

Check and Adjustment

After this replacement, check and adjustment is required. Refer to the REP 2330.



Removal

- 1. Separate connector CNJ14 from the PCA 'SVA'.
- 2. Remove the PCA 'SVA' from the slot number 1A02. Refer to the REP 1100.

Replacement

- 1. Insert the new PCA in the slot number 1A02. Refer to the REP 1100.
- 2. Attach the connector to the PCA.

Check and Adjustment

,

After this replacement, check and adjustment is required. Refer to the REP 2310.



B03P-5325-0100A...02

REP 1160

PCA 'BUF' REPLACEMENT

Removal

- 1. Separate connectors 1A05A and 1A05B from PCA 'BUF' in slot 05.
- 2. Remove the PCA 'BUF'.
- 3. Remove terminators labelled "RM57 8517 SSM," and set aside in case new PCA 'BUF' is without them.

- 1. Confirm new PCA 'BUF' has terminators or insert transferred terminators if necessary.
- 2. Insert the new PCA in slot 1A05. Refer to REP 1100.
- 3. Attach connectors 1A05A dn 1A05B to the new PCA 'BUF'.





REP 1200 POWER SWITCH REPLACEMENT

Precaution

Turn off the power supply. Turn off the circuit breaker.

Removal

- 1. Open the front door.
- 2. Remove the cover with three screws A.
- 3. Separate fasten terminals from each tab.
- 4. Remove the power switch with two screws B.

- 1. Attach the power switch with the screws B.
- 2. Connect the fasten terminal corresponding to the tab numbers.
- 3. Attach the cover with the screws A.
- 4. Close the front door.





REP 1210 DOOR SWITCH REPLACEMENT

Removal

- 1. Open the front door.
- 2. Remove the cover with two screws A.
- Separate each fasten teminal from tab.
 Remove the door switch with two screws B.

- 1. Attach the door switch with the screws B.
- 2. Connect the fasten terminals corresponding to the tabs.
- 3. Attach the cover with the screws A.
- 4. Close the front door.



REP 1220 ROLLER CATCH REPLACEMENT

Note; When replacing roller catch, position adjustment is necessary.

Removal

- 1. Open the magnetic tape panel. Refer to the REP 1050.
- 2. Open the front door.
- 3. Remove the cover with two screws A.
- 4. Remove a plate, a roller catch and a spacer with two screws B.

- 1. Temporarily fasten the plate, the roller catch, and the spacer with the screws B.
- 2. Attach the cover with the screws A.
- 3. Close the front door and insert the latch into the roller catch. Adjust the position of the roller catch so that the front cover shuts completely.
- Then fasten the screws B tightly.
- 4. Close the magnetic tape panel. Refer to the REP 1050.



Precaution of Replacement

1. Turn off the power supply.

Removal

- 1. Remove the head block in accordance with the procedure of read/write head replacement. Refer to the REP 1240.
- 2. Remove the tape cleaner from the head block with two screws.

Replacement

- 1. Mount the cleaner to the head block by the screws.
- Mount the head block to the magnetic tape panel in accordance with the procedure of mounting of read/write head replacement. Refer to the REP 1240.

Cehck and adjustment

After this replacement, check and adjustment is required. Refer to the REP 2110.



REP 1240 READ/WRITE HEAD REPLACEMENT

Before replacing the head, the following tests should be performed for decision of head replacement.

- 1. Backward/Forward head output ratio test: field tester command code "5A". Look at the Appendix A, Table A.1.
- Digital Gain Control (DGC) step test: field tester command code "57", and evalute the DGC step value. Nominal value of the step is about from 4 to 7. To execute the code, look at the Appendix A, Table A.1.
 - To check the step, refer to the REP 2330.
 - Note: The above result is reference only, it is not always the absolute criteria of replacement.

Precaution of Replacement

- 1. Wind the tape to the file reel if tape is loaded.
- 2. Be careful not to strike the read/write head against other objects.
- 3. Use two pins located on the head block for accurate positioning the head.

Removal

- 1. Remove PCA 'RPA' and 'WTA' in accordance with procedure of their removal. Refer to the REP 1110, 1120.
- 2. Remove the read/write head from head block with two screws 'B'.

Mounting

- 1. Attach the read/write head to the head block by two screws 'B'.
- Attach the PCA 'RPA' and the PCA 'WTA' to the bracket. Then attach the head block to the casting panel. See REP 1110, 1120.

Adjustment

After this replacement, check and adjustment is required. Refer to the REP 2110, 2330.








REP 1300 REEL MOTOR ASSEMBLY REPLACEMENT

Precaution of Replacement

The replacement procedure for both file and machine reel motor assembly is same.

Turn off the power supply.

Removal

 In the case of the file reel motor assembly replacement, remove the reel hub first. Refer to the REP 1310.
 Or in the case of the machine reel assembly replacement, remove the machine reel first. Refer to the REP 1320.

Mounting

- 1. Attach the motor to the magnetic tape panel with screws.
- 2. Connect the reel motor cable, CNJ64 or CNJ65.
- 3. Attach the reel tacho sensor. Refer to the REP 1330.
- 4. Mount the reel hub in the case of the file reel motor assembly was replaced. Refer to the REP 1310. or mount the machine reel in the case of the machine reel motor assembly was replaced. Refer to the REP 1320.



B03P-5325-0100A...02B

Precaution of Replacement

- 1. Wind the tape to the file reel completely. And remove the file reel.
- 2. Turn off the power supply.

Removal

- 1. Loosen two screw A and remove latch knob.
- 2. Loosen three hexagonal screws and remove hub.

Mounting

1. Attach new hub by the hexagonal screws.

2. Attach the knob by the screws A.

Adjustments

If a tape reel is loose on the hub or you cannot secure the hub latch, the locking spring can be adjusted.

- 1. Remove screws 'A' and remove knob.
- 2. Turn hex screw 'B' to increase or decrease the locking pressure for the tape reel.
- 3. Replace latch knob and screws 'A'.







B03P-5325-0100A...02

6 - 19

Precaution of Replacement

Wind the tape to the file reel completely.
 Turn off the power supply.

Removal

1. Loosen three screws and remove the machine reel.

Mounting

1. Attach the machine reel with the three screws.



REP 1330 REEL TACHO REPLACEMENT

Precaution of Replacement

The replacement procedure for both file and machine reel tacho is the same.

Turn off the power supply.

Removal

- 1. Loosen two screws and remove the reel tacho cover.
- 2. Separate the cable, CNJ56 of file reel side or CNJ57 of machine reel side.
- 3. Remove the reel tahco composed of LED and phote transistor unit.

Mounting

- 1. Attach the tacho with the two screws.
- 2. Connect the cable, CNJ56 or CNJ57.
- 3. Attach the reel tacho cover with the screw.



REP 1340 RIGHT/LEFT FAN REPLACEMENT

Precaution of Replacement

1. Turn off the power supply.

Removal

- 1. In case standalone type: open a front and rear cover. Refer to the Chapter 2.
 - In case rack mount type: open a front panel.
- 2. Disconnect the cooling fan connectors, CNJ61 and CNJ62.
- 3. Loosen and remove screws 'A'.
- 4. Remove the plate and put it on the floor. Caution should be taken when removing the fan cables.
- 5. Loosen the four screws of cooling fan and remove them. Note: Finger guard is also removed at this time.

Replacement

- 1. Attach the cooling fan with the finger guard by the four screws.
- 2. Return the plate, and thread the connectors into the hole.
- 3. Secure screws 'A'.
- 4. Attach the connectors, CNJ61 and CNJ62.





REP 1350 GUIDE REPLACEMENT

Precaution of Replacement

- 1. Wind the tpae to the file reel completely.
- 2. Turn off the power supply.

Removal

- 1. Open the magnetic tape panel. Refer to the REP 1050.
- 2. Remove the guide assembly with the screw 'A'.
- Remove a guide from the flange D with the screw 'B'.
 Or remove other guide from the flange E with two screws 'C'.

Replacement

- Attach the guide to the flange D with the screw 'B'. Or attach the guide to the flange E with the screw 'C'.
- 2. Attach the guide to the casting panel with the screw 'A'.
- 3. Close the magnetic tape panel. Refer to the REP 1050.





REP 1370 SHIELD BLOCK REPLACEMENT

Precaution of Replacement

Be careful not to strike the read/write head surface with the shield block.

Removal

- 1. Open the magnetic tape panel. Refer to the REP 1050.
- 2. Loosen two screws and remove the shield block.

Mounting

- 1. Attach the shield block correctly by positioning pins and fasten the screws.
- 2. Close the magnetic tape panel. Refer to the REP 1050.



REP 1380 LOADING FAN REPLACEMENT

Precaution of Replacement

- 1. Wind the tape to the file reel completely.
- 2. Turn off the power supply.

Removal

- 1. Open the magnetic tape panel. Refer to the REP 1050.
- 2. Separate the connector CNJ66.
- Loosen four screws of loading fan and remove them. Note: Finger guard is also removed at this time.

Replacement

- 1. Attach the loading fan with finger guard by the screws.
- 2. Attach the connector CNJ66.
- 3. Close the magnetic tape panel. Refer to the REP 1050.



REP 1390 WRITE ENABLE SENSOR REPLACEMENT

Removal

1. Remove the reel hub. Refer to the REP 1310.

- 2. Open the casting panel. Refer to the REP 1050.
- 3. Separate the write enable sensor cable CNJ55.
- 4. Remove the write enable sensor with a screw.

Mounting

- 1. Attach the write enable sensor with the screw.
- 2. Connect the sensor cable CNJ55.
- 3. Close the casting panel. Refer to the REP 1050.
- 4. Mount the reel hub. Refer to the REP 1310.



REP 1400 BOT/EOT SENSOR ASSEMBLY REPLACEMENT

Precaution of Replacement

- 1. Wind the tape to the file reel completely.
- 2. Turn off the power supply.

Removal

- 1. Disconnect BOT/EOT sensor assembly cable, CNJ54.
- 2 Remove the tape guide fixing screw then detach the BOT/EOT assembly. Note: Be carefull not to drop the screw because it attaches both the tape guide and the sensor.
- 3. Remove the sensor screw and detach the sensor.

<u>Replacement</u>

- 1. Attach the BOT/EOT sensor to the bracket by using the sensor screw.
- Attach the BOT/EOT sensor assembly by the tape guide screw. Note: Push the sensor plate from side A and align the edge B to the tape guide when fixing the screw.
- 3. Connect the assembly cable.

Check and Adjustment

After this replacement, check and adjustment is required. Refer to the REP 2310.



REP 1410 TENSION SENSOR ASSEMBLY REPLACEMENT

Precaution of replacement

- 1. Wind the tape to the file reel completely.
- 2. Turn off the power supply.
- 3. Caution should be taken not to damage the sensor.

Removal

- 1. Separate connector CNJ53.
- 2. Loosen screw 'A', and remove the cover.
- Loosen the two screws 'B', and remove the sensor assembly. Note: Screw 'A' is also used for the sensor cover.

Mounting

- 1. Attach the sensor assembly using the two screws 'B'.
- 2. Attach the cover using the screw 'A'.
- 3. Attach the sensor assembly to the casting panel.
- 4. Attach the connector CNJ53.

Check and Adjustment

After this replacement, check and adjustment is required. Refer to the REP 2210.



REP 1420 IDLER TACHO ASSEMBLY REPLACEMENT

Precaution of Replacement

- 1. Wind the tape to the file reel completely.
- 2. Turn off the power supply.
- 3. Be careful not to strike the roller idler tacho assembly against others objects.

Removal

- 1. Separate connector CNJ52.
- 2. Loosen screw 'A', and remove the cover.
- Loosen the two screws 'B', and remove the tacho assembly. Note: Screw 'A' is also used for the tacho cover.

Mounting

- 1. Attach the sensor assembly using the two screws 'B'.
- 2. Attach the cover using the screw 'A'.
- 3. Attach the tacho assembly to the casting panel.
- 4. Attach the connector CNJ52.

Check and Adjustment

After this replacement, check and adjustment is required. Refer to the REP 2220.



Removal

- 1. Open the front door.
- 2. Loosen three screws A and remove the cover.
- 3. Disconnect the operator panel cable CNJ63.
- 4. Remove the operator panel bracket with four fixing screws B.
- 5. Remove the operator panel from the front door.

Mounting

- 1. Attach the operator panel to the front door by the screws B.
- 2. Connect the operator panel cable CNJ63.
- 3. Attach the cover to the front door by the screws A.



REP 1440 FILTER REPLACEMENT

- Note 1; There is a label on the side of the air filter. An arrow is printed on the label to indicate the direction of air flow. Check to see the label says arrow is up.
- Note 2; In the case of the standalone, it is necessary to open the rear cover. The method is shown in the chapter 2.

Removal

- 1. Open the rear cover.
- 2. Loosen two screws and pull down the plate.
- 3. Remove the filter.

Replacement

- 1. Check the label of the arrow direction.
- 2. Insert the filter.
- 3. Slide the plate upward and fasten it with the screws.
- 4. Close the rear cover.



6 - 32

(1) Power Supply Unit

Be sure to turn the main line switch of the power supply to off. Power may be supplied even though the unit appears to be off. Remove AC line cord from wall supply.

Removing the unit

- 1. Remove the input cable and the connectors on the front panel (CNP-71, -72, -73, -74, and -75).
- 2. Remove the screws on the four corners of the unit, and remove the unit.

Installing the unit

- 1. Fix the unit with four screws.
- 2. Attach the connectors (CNP-71, -72, -73, -74, and -75).
- 3. Attach the input cable.

Reconnect the AC line cord to the wall supply. Turn the power supply main line switch on.

(2) Replacing the Fuse

Removing the fuse

- 1. Open the back door of the unit.
- 2. Turn the main line switch to off.
- 3. Remove the fuse.

Putting in a fuse

- 1. Put in a fuse.
- 2. Turn the main line switch on.
- 3. Close the back door.



Figure: Power Supply External View (Rear)

REP 2010 OUTPUT VOLTAGE CHECK AND ADJUSTMENT

Procedure

- Supply power, and check and adjust the power supply in the servo off mode (i.e., unload state).
- 2. Connect a digital voltmeter to the +5 V and 0 V terminals on the back panel, and adjust the voltage to +5.00 V. (See the following figure for the location of the variable resistor.) The power supply voltages on the back panel (-6 V and +12 V) must be in the following ranges:
 - -6 V --- -6.6 to -5.4 V
 - +12 V --- +12.0 to 14.5 V
- 3. Connect a digital voltmeter to the -5.2 V and 0 V terminals. (See the following figure for the location of the variable resistor.) The power supply voltages on the back panel (+24 VM and -24 VM) must be in the following ranges:
 - +24 VM ---- +21.6 to +26.4 V
 - -24 VM --- -21.6 to -26.4 V
 - If items (2) and (3) -- above -- are not satisfied, the power supply must be replaced.



Figure: Power Supply Front View

REP 2110-1 AZIMUTH CHECK AND ADJUSTMENT

Note: In this section the following tools are used for azimuth check and adjustment.

- a) head eraser
- b) standard skew tape
- c) small screwdriver

The azimuth check can be executed by the operator panel. The azimuth between two specified tracks is measured by the built-in circuit and displayed as blinking decimal points of 2 digit indicators.

Operator panel switch performs the alternative of inner two tracks or outer two tracks.

If necessary, the adjustment is performed by rotating the screwdriver and watching the indicator.

Procedure

1. The skew tape mounting

Turn off the power supply.

Open the front door.

Erase the magnetism of the read/write head and erase head using the head eraser.

Attach standard skew tape to the reel hub.

2. Tape loading

While pressing the 'TEST' switch, press the 'START' switch. This will place the MTU in diagnostic mode and the 'TEST' mode indicator will be lit.

The 'DENSITY SELECT' mode indicator will be in HOST select mode.

Set the 2 digit indicator to "02" code by pressing the 'START' or the 'UNLOAD' switch. The 'START' switch causes the indicator code to increase, the 'UNLOAD' to decrease.

Press the 'TEST' switch. Then tape will load. After the tape is loaded, the 2 digit indicator will be "00" and the start LED will be lit.

3. Azimuth check program execution

Set the 2 digit indicator to "91" by pressing the 'START' or the 'UNLOAD' switch. The 'START' swtich caused the indicator code to increase, the 'UNLOAD' to decrease.

While pressing the 'TEST' switch, press the 'DENSITY SELECT' switch. The azimuth check program will start. The tape moves in the forward direction at low speed.

4. Switch functions and azimuth display

In this routine, the switches of the operator panel function as mentioned below, after the azimuth check routine program is executed.

'START' switch: Forward tape m 'UNLOAD' switch: Backward tape 'TEST' switch: Tape start sto 'DENSITY SELECT' switch: Track select.

Forward tape movement. Backward tape movement. Tape start stop movement. Track select.

At first "I.I." is indicated at the indicator. The indication in changed alternatively by pressing this switch from "0.0." to "I.I." or "I.I." to "0.0.".

The "I.I." means the azimuth display of Inner tracks.

The "0.0." means the azimuth display of Outer tracks.

The correct azimuth is displayed on the two decimal points. See the figure on REP 2110-2. One is skew lead indicator, the other is lag indicator.

The best adjustment is to realized the equal blinking of the two decimal point indicators.

REP 2110-2 AZIMUTH CHECK AND ADJUSTMENT

5. Check and adjustment in the forward direction

Check and adjust the azimuth in the forward direction in accordance with the following procedure.

If the tape stops, press the 'START' swtich to move the tape forward. Adjust the azimuth of the inner two tracks, track 5 and track 6. Observe the blinking of the decimal points on the operator panel display to make adjustment shown in Table 1.

Set the screwdriver shown in the figure below.

When inner work is completed, change the outer track azimuth display between track 1 and track 9 by pressing the 'DENSITY SELECT' switch.

Perform the adjustment shown in the Table 1 by observing the blinking of the decimal point on the operator panel.

Then stop the tape by pressing the 'TEST' switch.

Table 1. Azimuth Adjustment

Item	Blinking of the decimal point on the operator panel's indicator	Skew adjustment screw direction
1	Decimal point 'A' and decimal 'B' on for the same amount of time	No adjustment required.
2	Decimal point 'A' on more than 'B'	Turn clockwise.
3	Decimal point 'A' on less than 'B'	Turn counter- clockwise.



6. Check adjustment of backward direction

Check and adjust the reverse direction azimuth in accordance with the following procedure.

Move the tape by pressing the 'TEST' switch. Then set backward direction by pressing the 'UNLOAD' switch.

Make sure that the azimuth value of the inner track is equal.

Change to the outer display by pressing the 'DENSITY SELECT' switch, and check the azimuth of the outer tracks; if the blinking of the decimal point differs much from that of the forward direction, perform the adjustment shown in the Table 1.

7. Recheck the forward azimuth

Perform item 5 above when backward azimuth adjustment is done, and make sure that the aximuth value does not differ much from the previous one.

8. Take up the tape

When the azimuth check and adjustment is completed, take off the skew tape by backward tape movement.

Do not use the unload switch to rewind the skew tape.

- Note 1: During the forward movement, if EOT is detected, the direction of the tape is changed to backward.
- Note 2: During the backward movement, if BOT is detected, the tape will unload.

Read gain setting

After the azimuth is adjusted, set the PE read gain. See REP 2330.

REP 2210 TENSION SENSOR CHECK AND ADJUSTMENT

When tension sensor assembly or PCA "RPA" is exchanged, check waveform of the sensor with two channels oscilloscope and adjust variable resistors with a small screwdriver on the PCA "RPA" as following method.

- 1. Turn off the power of the unit.
- 2. Open door and open the casting panel with a big screwdriver.
- 3. Find the check pins on PCA "RPA" in Figure 2210.2 and connect probes of the oscilloscope at pin numbers 1 and 2 ground the oscilloscope.
- 4. Turn on the power of the unit.
- 5. Raise and lower the tension sensor roller by hand and observe waveform on check pins 1 and 2.
- 6. Check the waveform whether it satisfies the requirement shown in Figure 2210.1.
- 7. If the waveform does not satisfy that Figure 2210.1 turn variable resistor 3 and 4 on the PCA "RPA" shown in Figure 2210.2 carefully to satisfy the condition.
- 8. If it is impossible to satisfy Figure 2210.1, change tension sensor assembly or PCA "RPA".



Figure 2210.2

When idler tacho assembly or PCA "RPA" is exchanged, check waveform of the tacho with an oscilloscope and adjust variable resistors with a small screwdriver on the PCA "RPA" as following method.

- 1. Turn off the power of the unit.
- 2. Open the door and open the casting panel with a big screwdriver.
- 3. Find the check pins on PCA "RPA" in Figure 2210.2 and connect probes of the oscilloscope to pin numbers 3 and 4, ground oscilloscope.
- 4. Turn on the power of the unit.
- 5. Load a work tape by OPD* (Operator panel Diagnosis) code 02.
- 6. Run the tape forward by OPD code 41 (Data security erase).
- 7. Check the waveform whether it satisfies the requirement shown in Figure 2210.1.
- 8. Run the tape backward by OPD code 02 (Rewind) and also check the waveform same as item 7.
- 9. If the waveform does not satisfy Figure 2210.1, turn variable resistor 1 and 2 on the PCA "RPA" shown in Figure 2210.2 carefully.
- If it is impossible to satisfy the condition, change idler tacho assembly or PCA "RPA".

* See Appendix B Offline Diagnosis by the operator panel.

REP 2310 BOT/EOT GAIN ADJUSTMENT

When BOT/EOT sensor, PCA 'IFC', or PCA 'SVA' is exchanged, the gain adjustment of the sensor is required. If the abnormal value is set, then tape will not load or an EOT marker can be missed.

The BOT/EOT gain can be adjusted by using the operator panel diagnostics as shown below.

For more detail information about operator panel diagnostics, see Appendix B.

- (A) Prepare a work tape. Small size reel is better to reduce adjustment time.
- (B) Mount and load the tape using code '02'.

The detailed method to use code '02' of the diagnostics is described below.

- Push 'Start' key while keeping the 'Test' key depressed. 'Test' LED lights.
- Set 2 digit indicator to code '02' by pressing 'Start' or 'Unload'. 'Start' key causes 2 digit indicator code to increase, and 'Unload' decrease.
- 3. Push 'Test' key.
- 4. Wait until 'Start' LED lights.
- (C) Start the BOT/EOT adjustment using code '90' of the diagnosis.
 - Set 2 digit indicator to code '90' as same manner described (B) 2.
 Push 'Density select' key while keeping the test key depressed. The BOT/EOT adjustment automatically.
 - 3. Wait until tape unloads.
 - 4. The 2 digit display must be 00. (Note)
- (D) Store new gain into nonvolatile memory using code '94' of the diagnostics.

If you want to purge new adjusted gain, push 'Reset' key or turn off the power.

- 1. Set 2 digit indicator to code '94' as same manner described (B) 2.
- 2. Push 'Density select' key while keeping the test key depressed.
- This operation initiates to rewrite into the nonvolatile memory .
- Note: If you failed to execute the automatic gain adjustment, rewrite the current BOT/EOT gain by self-diagnostic command described in REP 2320 (Parameter setting procedure). Recommended gain value is BO to CF hexadecimal.

M244X stores the four byte parameters called "Device Type", "EC Level", "BOT Gain", and "EOT Gain", which are written into a nonvolatile memory. The meanings of these parameters are as follows.

(1) Device Type

Lower two bits of this byte mean the initial density at power on. The next two bits (bit 2, 3) mean interface mode. The next two bits (bits 4, 5) is the variable IBG Length mode. Bit 6 means hi-speed, Bit 7 is reserved.



(2) EC Level

This byte is used to know that the newest firmware. The lower two bits are already used as PCA "RKDMU" and "UIJMU". The other bits to be used future engineering changes.



(3) BOT Gain

The value of this byte is BOT gain. Usually the BOT gain is adjusted automatically to the optimized value by the diagnostic command. But in the special case, the gain vlaue can manually set to any value by using the special diagnostic command.

(4) EOT Gain Same as the BOT Gain.

- (5) Setting of the four byte parameters. The four parameters can be modified by using the operator panel diagnostics as shown below.
 - (A) Push 'Start' key for keeping 'Test' key depressed. 'Test' LED lights and 2 digit indicator displays '00'.
 - (B) Set 2 digit indicator to '93' code by pressing 'Start' or 'Unload' key. 'Start' key causes 2 digit indicator to increase, and 'Unload' key decrease the 2 digit indicator.
 - (C) Push 'Density select' key for keeping the 'Test' key depressed. The 2 digit indicator displays 'dt' as shown Figure 2320.1 (a).
 - (D) Push 'Reset' key. In this state, the current device-type code is displayed on the 2 digit indicator.
 - (E) If you desire to modify the current device-type, push 'Start' or 'Unload' key and set 2 digit indicator code to value (B).
 - (F) Push 'Test' key. The displayed device-type code is stored into RAM, the 2 digit indicator displays 'EL' as shown Figure 2320.1 (b).
 - (G) Push 'Reset' key. In this state, the current EC-level code is displayed on the 2 digit indicator.
 If you desire to modify this code, push 'Start' or 'Unload' key as same as step (B).
 - (H) Push 'Test' key to store the displayed EC-level code into RAM, the 2 digit indicator displays 'BG' as shown Figure 2320.1 (c).
 - (I) Push 'Reset' key to display the current BOT-gain code. This code can also edited to any value by 'Start' and 'Unload' key.
 - (J) Push 'Test' key to store the displayed BOT-gain value into RAM, the 2 digit indicator displays 'EG' as shown Figure 2320.1 (d).
 - (K) Push 'Reset' key to display the current EOT-gain value, and change if you need.





(L) Push 'Test' key to store the displayed EOT-gain value into RAM, the 2 digit indicator displays '00' code. If you want to store the new parameters into nonvolatile memory, push 'Start' to set '94' command (Store parameter command) and push 'Density Select' key while holding down the 'Test' key. This operation initiates to rewrite parameters into the nonvolatile memory.

B03P-5325-0100A...02

There are no variable resistors for read PE gain adjustment. The amplifier gain is controlled by a digital gain control (DGC) amplifier. In the phase encoding memory, the gain registor is controlled the microprocessor.

It is performed as follows, first writing continous flux change of 3200fci on a tape, second reading the burst followed by the setting automatic gain control (SAGC) of sixteen times executions, third the averaging of the SAGC values. Then the value is evaluated whether it is reasonable or not by the microprocessor.

The gain value is stored into the nonvolatile memory by another command code 94 issued thru the operator panel.

For efficient maintenance, use a good quality work tape which is the same kind as the customers.

- Note 1: Before executing this section, clean and check the R/W head and tape path.
- Note 2: PE gain must be set when a part or PCA listed in Table 1 is replaced.
 - Table 1. If these items are replaced read gain adjustment is required.

Item	Part name
1	read/write head
2	PCA 'RPA'
3	PCA' RDA'
4	PCA 'WTA'
5	PCA 'MPU'

PROCEDURE

Tape loading

Load a work tape using diagnostic mode '02'.

2. PE gain adjustment

Set the 2 digit indicator to "92" code by pressing the 'UNLOAD' switch.

With pressing the 'TEST' switch, press the 'DENSITY SELECT' switch. The PE read gain adjustment program starts.

The tape runs forward at streaming speed, writing the 3200fci flux reversal data. Tape rewinds to BOT, SAGC is performed in both high and low speed and the average value of the SAGC value is checked by the microprocessor. When the value is under the criterion, the operation is completed and the tape is unloaded, the 2 digit indicator displays "00".

3. PE gain adjustment error

If the gain exceed the criterion, the display will be "F.3" and "40." or another FSC will be indicated.

In this case, first change the work tape to better one and perform the item 2 again. If the error occures again, analyze the fault sympton code. The details are explained in chapter 5.

- Note: Unless the 'RESET'switch is not pressed, the MTU is in the diagnostic mode
- 4. New gain storing

Store the new gain into the nonvolatile memory using the diagnostic code "94" by pressing the 'START' switch.

Note: Unless the 'RESET' switch is not pressed, the MTS is in the same diagnostic mode.

While pressing the 'TEST' switch, press the 'DENSITY SELECT' switch. The store operation finishes instantaneously and 2 digit indicator displays "00".

7.1 M2441/M2443

The illustrated parts catalog (IPC) of the model M2441 and M2443 are shown in the visual index I, Figure 01, Figure 12, Figure 03.

7.2 M2442/M2444

The IPC of the model M2442 and M2444 are shown in the visual index II, Figure 11, Figure 12, Figure 13.

Note: The location and the nickname of printed circuit assembly (PCA) are shown in Appendix C. Refer to the Appendix if necessary.

Figure 12 is used for M2441/M2443 and M2442/M2444 commonly.

7 - 1

VISUAL INDEX II STREAMING TAPE DRIVE







FIGURE 01. FINAL ASSEMBLY



FIGURE 01. FINAL ASSEMBLY (M2441A/M2443A) (1/2)

						· ······
INDEX NO.	COI & I	MPO QUA	SIT NTI	ION TY	SPECIFICATION	DESCRIPTION
	,				B03B-5325-B101A	M2441A Streaming Tane Drive
	1				B03B-5325-B201A	M2443A Streaming Tape Drive
		1			B03B-5320-D002A	M2441A Mechanical Unit
		1			B03B-5320-D003A	M2443A Mechanical Unit
1			1		B03B-5320-T011A	Magnetic Tape Panel (Fig. 12)
2			1		B250-3570-X101A	Fitting Metal
			2		F6-SW2NA-4x8S-M-N11A	Screw
* 3			1		B16B-9440-0010A#U	PCA 'RPA'
* 4			1		B16B-9470-0010A#U	PCA 'NTA' (M2441A)
* 4			1		B16B-9470-0100A#U	PCA 'WTA' (M2443A)
* 5		1			B14L-5105-0155A#A1	Power Supply Unit
* 6			1		C60L-0020-0001#MP10	Fuse
* 5		1			B14L-5105-0155A#A2	Power Supply Unit
						Model Revision
						M2441A on and after C2
						M2443A "B1
						M2441AC " A0
						M2443AC "A4
7		4			P0-5W2NA-4x05-M-N11A	Screw
'		1			B000-0200-1221A	AC FOWER CADLE
8		1			B210-1670-T0034	Cabinat (Fig 03)
9		2			B210-1670-X327A	Spring
10		2			CT-GPJ-030-Kitagawa	Spring Cover
11		2			B210-1670-X332A	Fook
12		1			B210-1670-X914A	Detent plate
		3			F6-BA-6x10-M-Zn1A	Bolt
13		2			CT-BAF1518	Bearing
		4			F6-BA-6x16-M-Zn1A	Bolt
14		6			B210-1670-X901A	Spring Plate
15		2			JB-WM-14S	Washer
		2			JB-C-15	C-Ring
16		1			B210-1670-V907A	Block Assy
		2			F6-BA-6x16-M-Zn1A	Bolt
17		2			B210-1670-X904A	Rod
18		2			B210-1670-X905A	J-Bolt
	1		1		1	1 1

* Spare part is marked.

FIGURE 01. FINAL ASSEMBLY





INDEX NO.	C &	OMPOS QUAN	ITION TIYT	SPECIFICATION	DESCRIPTION
		2		F6-N1-6S	Nut
19		1		B210-1670-V901A	Block Assy
20		1		B210-1670-V902A	Detent Assy
		4		F6-SBD-4x8S-M-NilA	Screw
* 21		1		N860-3629-T001	Operator Panel
		4		F6-SBD-4x6S-M-NilA	Screw
22		1		B03B-5320-D021A	PCB Rack Unit (Fig. 03)
		5		F6-SW2NA-4x8S	Screw
23		2		С960-0300-Т001	PCA Extracting Tool
* 24		1		C56L-0460-0003	Power Switch
		2		F6-SW2NA-3x8S	Screw
* 25		1		B03B-5320-D024A	Switch
		2		F6-SW2NA-2.3x10S-M-N11A	Screw
				B((0.10(0.71174#100D)	
				B660-1060-T11/A#L180R1	Cable CNJ14 - CNJ43
				B660-0280-1091A#L200R1	Cable $10070 - 00033$
				B660~0280~1143A#L600R0	Cable $CNP71 = CNP33$
				B660 0280 T1474#L600P0	Cable CN72 = CN731
				B660-0280-1147A#L000R0	Cable $CND73 = CNJ71$
	•			B660-0280-T15/A#I 19071	Cable CNF32 = $CNJ64/65$
				B660-0280-T1554#L180P1	Cable $1006 = 0.141/47$
				B660-0280-T195A#L200R1	Cable $CNP74 = Contact$
				B660-0280-T2174#1300P0	Cable CNP75 $=$ CNP34
		Î.		B660-0280-T1704	Cable $CN151 = CNP52/57$
				B660-0720-T201A#L390R0	FG Cable 390 mm
		4		B660-0720-T201A#L270R0	FG Cable 270 mm
				2000 0/20 12011122/040	TO OUDIC 270 mm

M2441A/M2443A

*1 Spare part is marked.

1

7- 4

7-4

FIGURE 11. FINAL ASSEMBLY



 INDEX NO.
 COMPOSITION & QUANTITY
 SPECIFICATION
 DESCRIPTION

 1
 B03B-5325-B601A
 M2442A Streaming Tape I

 1
 B03B-5325-B601A
 M2442A Streaming Tape I

FIGURE 11. FINAL ASSEMBLY (M2442A/M2444A)

	1			B03B-5325-B601A	M2442A Streaming Tape Drive
	1			B03B-5325-B701A	M2444A Streaming Tape Drive
		1		B03B-5320-D002A	M2442A Mechanical Unit
		1		B03B-5320-D003A	M2444A Mechanical Unit
1			1	B030-5320-T011A	Magnetic Tape Panel (Fig. 12)
2			1	B250-3570-X101A	Fitting Metal
-			2	F6-SW2NA-4x8S-M-ZN1A	Screw
* 3			1	B16B-9440-0010A#U	PCA 'RPA'
* 4			1	B16B-9470-0010A#U	PCA 'NTA' (M2442A only)
* 4			1	B16B-9470-0100A#U	PCA 'WTA' (M2444A only)
* 5		1		B14L-5105-0155A#A1	Power Supply
* 6			1	C60L-0020-0001#MP10	Fuse
-		4		F6-SW2NA-4x8S	Screw
7		1		B660-0280-T221A	AC Power Cable
8		1		B210-1860-T001A	Cabinet (Fig. 13)
9		1		B03B-5320-D021A	PCB Rack Unit (Fig. 13)
-		5		F6-SW2NA-4x8S	Screw
* 10		1		N860-3629-T001	Operator Panel
-		4		F6-SBD-4x6S-M-NI1A	Screw
		2		С960-0300-тоо1	PCA Pulling Tool
-		1		B660-1060-T117A#L180R1	Cable CNJ14-CNJ43
-		1		B660-0280-T091A#L200R1	Cable 1C07U-CNJ63
-		1		B660-0280-T143A#L600R0	Cable CNP71-CNP33
-		1		B660-0280-T146A#L700R0	Cable CNP72-CNP31
-		1		B660-0280-T147A#L600R0	Cable CNJ73-CNJ21
-		1		B660-0280-T153A#L100R1	Cable CNP32-CNJ64/65
-		1		B660-0280-T154A#L190R1	Cable CNJ11-CNJ42/48
-		1		B660-0280-T155A#L180R1	Cable 1C06-CNJ41/47
-		1		B660-0280-T195A#L200R1	Cable CNP74-Contact
-		1		B660-0280-T217A#L300R0	Cable CNP75-CNP34
-		1		B660-0280-T170A	Cable CNJ51-CNP52/57
-		2		B660-0720-T201A#L390R0	FG Cable 390 mm
-		1		B660-0720-T201A#L270R0	FG Cable 270 mm

1 *1 Spare part is marked.



FIGURE 12. MECHANICAL SECTION - (1/2)

INDEX NO.	COMPOSITION & QUANTITY			TION TITY	ł	SPECIFICATION	DESCRIPTION
	,					B030-5320-T011A	Maanetic Tape Panel
1		,				B030-5320-X006A	Casting Panel
*		2				B030-5320-V102A	Guide Assembly
2			2			B030-5320-X106A	Guide
* 3			2			B030-5320-X107A	Upper Flange
-			4			F6-SBD-4x6S-M-NILA	Screw
4			2			B030-5320-X109A	Block
* 5			2			B030-5320-X108A	Lower Flange
-			2			F6-SBD-4x6S-M-NUA	Screw
~			2			F6-SBD-4x12S-M-NILA	Screw
*		,	1			B030-5320-V127A	BOT/FOT Sensor Assembly
^ 			,			B030-5320-V105A	Plate
7			;			B030-5320-V123A	BOT/FOT Sensor
, 8						B030-5320-V128A	Mirror Block
-						EA.SED 37205-M-NULA	Screw
_						E6.N1.35	Nut
-		,	1			E4 CM/2NIA 4+25C N 7NIA	Scrow
* 0						P020 6220 V100A	Tension Sonsor Assembly
* y 		2				EA SMONA 4-200 M 7NLA	Screw
_		4				EA CIMONIA 4200 M 7N1A	Scretz
· ·						P030 5320 T302A	File Reel Motor Unit
* 10		•	,			B030 5320 V302A	File Reel Motor Astembly
* 10						B030 5320 V302A	Sensor Disk
* 12						B030 5320 V205A	Write Englise Sensor
.* 12			1			DU3U-332U-V2U3A	Scrout
* 19						0-224-3202 020 6220 V202A	File Tacho Sensor
* 13						54 55A 2mg	Screent
14			,			P030 5300 Y2044	Coller
-			1			DUSU-332U-A2U4A	Sarat
-			2			F6 BA 4-10 M 7N1A	Bolt
* 15		4				10-0-12-101-2111-1 0020 5220 V/503	Deel Hub Assombly
* 10						P030 6320 V100A	Lord Plock
10		1			1	B030-5320-V100A	Regio Bleto
						0000-0020-A101A	Spring
						D030-5100-X103A	Spring Nut
						2000-0100-A102A	Screet
			1			500-0410-A00/A	Screw
U I			3			P0-30-4X03	Trans Cleaner
* 17			1			DU3U-532U-V122A	Cleaner
17						D030-5160-V109A	
18				1		DUSU-532U-A150A	
			2			F0-33A-3X2US	PCIGM

* 1 Spare part is marked.

FIGURE 12. MECHANICAL SECTION



FIGURE 12. MECHANICAL SECTION - (2/2)

	-					
INDEX NO.	C S	omp Qu	OSI ANT	TION ITY	SPECIFICATION	DESCRIPTION
* 19		1			B030-5320-V120A	Shield Block
-		2			F6-SW2NA-3x8S	Screw
		1			B030-5320-T303A	Machine Reel Motor Unit
* 20			1		B030-5320-V303A	Machine Reel Motor Assembly
* 22			1		B030-5320-V204A	Machine Tacho sensor
-			1		F6-SSA-3x8S	Screw
23			1		B030-5320-X204A	Cover
-			2		F6-SW2NA-3x6S-M-ZN1A	Screw
-		4			F6-BA-6x12-M-ZN1A	Bolt
* 24		1			B030-5320-V501A	Machine Reel Assembly
-		3			F6-SW2NA-4x16S-M-ZN1A	Screw
* 25		1			B030-5320-V103A	Idler Tacho Assembly
-		2			F6-SBD-4x16S-M-ZN1A	Screw
-		1			F6-SBD-4x25S-M-ZN1A	Screw
26		1			B030-5320-X002A	Plate
-		2			F6-SBD-4x6S	Screw
* 28		1			B030-5320-T350A	Loading Fan
29		1			B030-5320-X007A	Plate
-		4	1		F6-SW2NA-3x40S	Screw
			ļ			
* 27	1				B860-1780-T001A	Magnetic Head
-	2				F6-SBD-4x10S-M-NI1A	Screw
-	1				F6-SNA-3x6BS	Screw
-	1		ļ		F6-WH-3PB	Washer
					B960-0110-T016A	Cleaning kit
*			1		B030-5320-X201A	Sensor Disk
						•

*1 Spare part is marked.

B03P-5325-0100A...02A

FIGURE 03. CABINET & PCA RACK SECTION (M2441A/M2443A) (1/2)

12 11 10 09 08 07 05 05 04 03 02 01 RXFMU A REAR VIEW (M244IA) A REAR VIEW (M2443A) 5-Ø M2441A/M2443A 1

FIGURE 03. CABINET & PCA RACK SECTION

INDEX NO.	COMPOSITION & QUANTIYT			TION LYT	SPECIFICATION	DESCRIPTION
1	1				B210-1670-T003A	Cabinet
2		2			B210-1670-V670A	Side Cover Assy
		4			F6-SBD-4x10S-M-NilA	Screw
3		1			B210-1670-V655A	Front Cover Assy
4		1			B210-1670-V660A	Rear Cover Assy
5		2			B210-1670-X913A	Spring
6		2			CT-GPJ-030-Kitagawa	Spring Cover
7		2			B210-1670-X328A	Fook
8		1			B210-1670-X610A	Window
		8			F6-N1-45-M-N11A	Nut
		8			F6-WB-4S-M-NilA	Washer
		8			F6-WM-4S-M-N11A	Washer
10	1				B03B-5320-D021A	PCA Rack Unit
	5				F6-SW2NA-4x6S-M-N11A	Screw
	1				B03B-5320-E021A	M2441A PCA Package
*		1			C16B-5121-0860#U	PCA 'WFM'
*		1			C16B-5121-0880#U	PCA 'RFM'
*		1			C16B-5327-0050#U	PCA 'MPU'
*		1			C16B-5327-0060#U	PCA 'IFC'
*		1			B16B-9890-0020A#U	PCA 'RDA' (M2441)
*		1			B16B-9460-0100A#U	PCA 'SVA'
*		1			C16B-5501-0840#U	PCA 'VFO' (M2441)
	1				B03B-5320-E022A	M2443A PCA Package
*		1			C16B-5121-0860#U	PCA 'WFM'
*		1			C16B-5121-0880#U	PCA 'RFM'
*		1			C16B-5327-0050#U	PCA 'MPU'
*		1			C16B-5327-0060#U	PCA 'IFC'
*		1			B16B-9920-0010A#U	PCA 'RDA' (M2443A)
*		1			B16B-9460-0010A#U	PCA 'SVA'
*		1			C16B-5501-0940#U	PCA 'VFO' (M2443A)
* 11	1				B90L-1155-0019A	Filter Assy
* 12	1				B03B-5320-D022A	Right Fan Unit
* 13	1				B03B-5320-D023A	Left Fan Unit
14	2				B90L-1540-0001A	Finger Guard
	8				F6-SBD-3x45S-M-NilA	Screw

* Spare part is marked.

FIGURE 13. CABINET & PCA RACK SECTION



	INDEX NO.	CC &	QU.	OS I T ANT I	TY ION	SPECIFICATION	DESCRIPTION
		1				B210-1860-T011A	Cabinet
	1		1			B210-1860-V001A	Frame Assembly
	2			2		B210-1860-X012A	Sponge
				1		B210-1860-X011A	Sponge
	* 3		3			B30L-0970-0201A	Roller Catch
	-		12			F6-SW2NA-2.6x12S-M-NIIA	Screw
	•• 4		1			B210-1860-V120A	Front Door Assembly (OLD)
	5			1		B210-1860-X108A	Plate
	-			4		F6-N1-4S	Nut
	-			4		F6-WM-4S	Washer
	-			4		F6-WB-4S	Washer
i	-			4		F6-N1-4S	Nut
				4		F6-WM-4S	Washer
	-			4		F6-WB-4S	Washer
	.7			1		B210-1860-X109A	Plate
	-			4	1.	F6-N1-4S	Nut
	-			4		F6-WM-4S	Washer
	-			4		F6-WB-4S	Washer
	6 -		1 1			B210-1670-X822A B210-1670-X824A	Frt Dr Han-Rr Piece Frt Dr Han-Ft Piece
			1			B210-1860-V201A	Right Rail Assembly
	8		1			B210-1860-V202A	Left Rail Assembly
	9		1			B210-1670-W551A	Plate
	-		6			F6-SW2NA-3x8S	Screw
	*	1				B55L-0400-0001A	Door Switch
		1				B210-1860-V006A	Tüv Switch Interlock
		1				B210-1860-V039A	Tüv Door Interlock
	•					B210-1670-X823A	OP Panel Bar

FIGURE 13. CABINET & PCA RACK SECTION (M2442A/M2444A)

*1 Spare part is marked.

** B210-1860-V600A New Style (Light weight)

FIGURE 13. CABINET & PCA RACK SECTION

FIGURE 13. CABINET & PCA RACK SECTION (M2442A/M2444A)



INDEX NO.	C &	omp QU	OSIT ANTI	TY TY	SPECIFICATION	DESCRIPTION
10	1				B03B-5320-D021A	PCB Rack Unit
-	5				F6-SW2NA-4x8S	Screw
	1				B03B-5320-E021A	M2442A PCA Package
*		1			C16B-5121-0860#U	PCA 'WFM'
*		1			C16B-5121-0880#U	PCA 'RFM'
*		1			C16B-5327-0050#U	PCA 'MPU'
*		1			C16B-5327-0060#U	PCA 'IFC'
*		1			B16B-9890-0020A#U	PCA 'RDA' (M2442A only)
*		1			B16B-9460-0100A#U	PCA 'SVA'
*		1			C16B-5501-0840#U	PCA 'VFO' (M2442A only)
	1				B03B-5320-E022A	M2444A PCA Package
*		1			C16B-5121-0860#U	PCA 'WFM'
*		1			C16B-5121-0880#U	PCA 'RFM'
*		1			C16B-5327-0050#U	PCA 'MPU'
*		1			C16B-5327-0060#U	PCA 'IFC'
*		1			B16B-9920-0010A#U	PCA 'RDA' (M2444A only)
*		1			B16B-9460-0100A#U	PCA 'SVA'
*		1			C16B-5501-0940#U	PCA 'VFO' (M2444A only)
**					B03B-5325-0010A	PCA 'BUF' Option
* 11	1				B90L-1155-0019A	Filter Assembly
* 12	1				B03B-5320-D022A	Right Fan Unit
* 13	1				B03B-5320-D023A	Left Fan Unit
14	2				B90L-1540-0001A	Finger Guard
	8				F6-SBD-3x45S-M-NI1A	Screw
+ 15	,				C561-0460-0003	Power Switch
	2				E - SH3NA - 3-95	Sorau
-	2				r0-3w2wA-3x03	Screw
16	1				B210-1860-X026A	Locking Metal Upper
	1				B210-1860-X020A	Locking Metal Lower
	2				F6-SKMH-6x25S-M-NI1A	Locking Screw
	1				C76L-0970-0001-L2	Terminators
					I	

*1 Spare part is marked.

**1 No picture reference.

APPENDIX A FIELD TESTER FUNCTION

A.1 Introduction

The field tester for M244X has two functions. One is to display the content of registers to which the microprogram may access, another function is the capability of the execution of many commands in an offline state. These functions are useful for the installation or maintenance.

A.2 Top View of Field Tester

Figure A.l is the top view of field tester.

•0 O L	1 0	2 O	3 0	4 O	5 O	6 0	7 0	8 O	9 O	10 O	11 0
					S	LED Switch					
0	1	2	3	4	5	6	7	CNT	SSS		OFL
0	0	0	Ó	0	0	0	0	0	0		0

Figure A.1 Top view of field tester

A.3 Function of LEDs and Switches

A.3.1 OFL/ONL switch (two position toggle switch)

This switch is used to change the M244X between the online and offline state. When the switch is turned to OFL position, the M244X is in the offline mode and negates all interface signals. Only when the tape tension is off, can the MTU be placed in the offline state.

A.3.2 Switch 0-7 (two position toggle switch)

These switches are used to set the addresses of microprogram registers or command codes.

A.3.3 CNT switch (two position momentary toggle switch)

This switch is used to display the contents of microprogram registers addressed by switch 0-7.

A.3.4 SSS switch (two position momentary toggle switch)

This switch is used to start or stop the offline command which is specified by switches 0-7.

A.3.5 LED 0-7 (lamps)

These lamps are used to display the content of microprogram registers. The content of register is fetched during a branch operation of the micro instruction and is displayed by LEDs.

A.3.6 LED 8 (lamp)

This lamp is lit when an error condition is detected in the execution of an offline command.

A.3.7 LED 9 (lamp)

This lamp is lit when the offline command is terminated correctly.

A.3.8 LED 10 (lamp)

This lamp is lit while the offline command is executing.

A.3.9 LED 11 (1amp)

This lamp is lit while the MTU is in offline mode.

A - 1
A.4 Display of Register

The contents of a register can be displayed by LED in either online or offline mode. To check the contents of registers, following actions are needed.

(1) Set the register's address in switch 0-7 in hexdecimal.

- (2) Hit CNT switch.
- (3) LED 0-7 shows the content of register. If the address is more than "80" (hex), more information can be retreived.
 - * Register of interface control, set switch 0 up.
 - * Register of device control, set switch 0, 1 down.
 - * Register of servo control, set switch 1 up.
- A.5 Offline (test) Mode

Turn ONL/OFL switch to OFL position to go into offline mode. If a tape has been loaded in the online state, this has no affect.

A.6 Execution of Offline Commands

A.6.1 Loading of a tape

Check the tape tension is released. If the tension is on, unload a tape and then set offline state.

Mount a tape and push the hub lock nob. Thread a tape and wrap it around the machine reel hub.

Two ways are provided for a tape loading. One is to press the START switch of the operator panel, another is showed below.

- (1) Set "80" (hex) to switch 0-7.
- (2) Turn SSS switch on. START LED of operator panel is lit just after SSS switch is pressed.

Wait till the completion of the loading and then the offline command can be operative.

A.6.2 Offline command by field tester

Following commands are available by pushing SSS switch. Table A.1 through A.3 show the commands of field tester.

Table A.1 Field tester command

Code	Command	Code	Command
00	Ignore door switch		
20	Space	30	F-read (c) with retry
21	Read	31	B-read (c) with retry
22	Space file	32	F-read (c) error stop
23	Space file with data	33	B-read (c) error stop
24	Space (c)	34	F-read (c) stop at TM
25	Read (c)	35	B-read (c) stop at TM
26	Space file (c)	36	Backspace-read (c)
27	Space file with data (c)	37	Space-back read (c)
28	Backspace	38	FRD to EOT, BRD to BOT (c)
29	Back read	39	FRD to EOT & rewind
2A	Backspace file	3B	l block read & rewind (c)
2B	Backspace file with data	3C	Write to EOT & rewind
2C	Backspace (c)	3D	Write to EOT & rewind (c)
2D	Back read (c)	3E	WRT to EOT, BRD to BOT,
2E	Backspace file (c)		FRD to BOI & rewind (c)
2F	Backspace file with data (c)	3F	write-backspace-read to EOT & rewind

Notes:

- 1: (c) means continuous executing of command till stop condition detected.
- 2: F- means forward, B- means backward.
- 3: FRD, BRD mean forward and backward read respectively.
- 4: WRT means write and TM means tape mark.

Table A.2 Fi	eld tester	command
--------------	------------	---------

Code	Command	Code	Command		
40	Erase fix length	50	9042/3200 fci unformat WRT		
41	Erase fix length (c)	51	3014/1600 fci unformat WRT		
42	Erase variable length	52	9042/3200 WRT feed through		
43	Erase variable length (c)	53	9042/3200 WRT cross talk		
44	Write	54	3014/1600 WRT cross talk		
45	Write (c)	55	Run FWD with read status		
46	Write tape mark	56	Run BWD with read status		
47	Write tape mark (c)	57	Continous SAGC with write		
48	Write (c) with retry	58	Continuous SAGC with read		
49	Write (c) error stop	59	Continous SAGC with BRD		
4A	Write TM (c) with retry	5A	Head output check FWD vs BWI		
4B	Backspace-write (c)				
4C	Loop write to read	5C	Azimuth adjust forward		
4D	Loop write to read (c)	5D	Azimuth adjust backward		
4E	Backspace-erase-write				
4F	l block write & rewind (c)	1			

Table A.3 Field tester command

Code	Command	Code	Command	
70	Write with mask bit O	80	Load	
71	Write with mask bit l	88	Enable go-down time	
72	Write with mask bit 2	89	Disable go-down time	
73	Write with mask bit 3	8C	Set 1K block mode	
.74	Write with mask bit 4	8D	Reset 1K block mode	
75	Write with mask bit 5	8E	Enable key to RDAC	
76	Write with mask bit 6	8F	Disable key to RDAC	
77	Write with mask bit 7	Ax	Set DGC count to "x"	
78	Write with mask parity bit	Bx	Set alian level to "ww"	
79	Write with mask bit 1, 8	Су	Set slice level to xy	
7A	Write with mask bit 2, 3			
7B	Write with mask preamble			
7C	Write with mask postamble			
EO	Reset	F4	Disable ROM operating CMD	
E1	Data security erase	F5	Enable ROM operating CMD	
E2	Set low speed	F6	Disable ROM operating CMD	
E3	Set high speed	F9	Store ROM	
E4	Rewind	FA	Write device type/EC level	
E5	Unload	FB	BOT/EOT gain adjust	
E6	Retension	-	reserved	
E8	Set long gap mode	- FC		
E9	Set normal gap mode	-		
EA	Set high density	r'U	reserved	
EB	Set low density			
EE	Start/stop forward			
EF	Start/stop backward			

A.6.3 Statistical record

The statistical records are stored in work register of interface control phase while execution of command "2x", "3x" and "4x" except "38", "3D", "3E". The statical records are shown in Table A.4. The statistical records are cleared when new command is issued.

Table A.4 Statistical records stored in work register

Register			0 - the the			
Upper		Lower	Concents			
во	B1	B2	Command count			
B3	B4		Data check count			
B5	B6		1 or 2 track correction count			
B7			Retry out count			
B8	B9		Tape marks			
BA	BB		VRC errors			
BC	BD		CRC errors			
BE	BF		Miscellanious errors			
CO	C1		Multitrack errors			
C2	C3		Envelope check count			
C4			Start read check count			
C5			End data check count			
C6			Early begin read back check count			
C7			Slow begin or slow end read back check count			
C8			IBG detected during write			
C9			Skew errors or write tape mark errors			
CA			Crease detected			
CB			No track pointer errors			
CC			Velocity change errors			
CD			SAGC errors			
CE			Write bus parity errors, write trigger VRC			
			errors or write formatter bus parity errors			
DO	D1 -		Error track 1 (bit 5)			
D2	D3		Error track 2 (bit 7)			
D4	D5		Error track 3 (bit 3)			
D6	D7		Error track 4 (bit P)			
D8	D9		Error track 5 (bit 2)			
DA	DB		Error track 6 (bit 1)			
DC	DD		Error track 7 (bit 0)			
DE	DF		Error track 8 (bit 6)			
EO	El		Error track 9 (bit 4)			

A.6.4 Stop condition of continuous executing command

The conditions showed below cause the termination of continuous execution of command.

- (1) Pressing SSS switch during execution of command.
- (2) Detection of equipment check.
- (3) Detection of overflow of the statical record.
- (4) 1024 times of command execution in 1K block mode.
- (5) In the forward direction, the detection of EOT.
- (6) Double tape mark at read or space operation. Because there may be no data block after the end of file.
- (7) In the backward direction, the detection of BOT marker.
- (8) Detection of data check in error stop mode.
- (9) Detection of tape mark in tape mark stop mode.

A.6.5 Sense byte at the offline mode

Sense bytes are stored in the registers from "40" to "4F". They can be seen by the field tester. But Device type (sense byte 0, bit 2), sense byte 1 and sense byte 2 are not set in the offline mode.

A.7 Command Operation

A.7.1 Load (code 80)

Loading operation is executed like the start switch of the operator panel.

A.7.2 Enable/Disable go-down time (code 88/89)

When code 88 or 89 is issued, GODOWN bit in register 57(hex) is set or reset respectively.

GODDWN bit is applied to code 2x, 3x or 4x to specify the interval between commands and also to 53, 54 to specify the length of erased area. The interval between commands is twice of switch 0-7 (hex) by 96 microseconds while 800 microseconds without GODDWN bit. the length of erased area of write for cross talk check command is the length for about 2.65 seconds while 96 QTP without GODDWN bit.

A.7.3 Set/Reset 1K block mode (code 8C/8D)

IK block mode is applied for command 2x, 3x, 4x except 38, 3D, 3E to specigy the number of command which have to be executed.

A.7.4 Enable/Disable key to RDAC (code 8E/8F)

This mode is applied to some 5x command to set the slice level of read amplifier to the value directed by switch 0-7. If switch 0-7 is 80(hex), the slice level is 0x and switch 0-7 is 00(hex), it level is 246%. If the value of switch is over 80(hex), it is inverted by "FF"(hex). The value of 1 count of switch is 2x.

- A.7.5 Command 2x (read group)
- (1) Space (code 20), Backspace (code 28)

These commands cause the tape to be moved in the forward or backward direction respectively and next block is skipped without data transfer operation.

(2) Read (code 21), Back read (code 29)

These commands cause the tape to be moved in the forward or backward direction respectively and next block is read.

(3) Space file (code 22), Backspace file (code 2A)

These commands cause the tape to be moved in the forward or backward direction respectively till next first tape mark is detected. In forward direction, the movement of tape will be stopped when the first IBG is detected after EOT so that the tape must not be winded into the machine reel.

(4) Space file with data (code 23), Backspace file with data (code 2B)

These commands cause the tape to be removed in the forward or backward direction respectively and data blocks are read till next tape mark is detected.

(5) Space continuously (code 24), Read continuously (code 25) Space file continuously (code 26) Space file with data continuously (code 27) Backspace continuously (code 2C) Back read continuously (code 2D) Backspace file continuously (code 2E) Backspace file continuously (code 2F)

These commands specify the repetition of execution of same command until the one of the stop condition is encountered.

- A.7.6 Command 3x (combination)
- (1) Forward read (c) with retry (code 30) Backward read (c) with retry (code 31)

The operation of these commands is almost the same as code 25 or code 2D respectively, but in these commands retry will be executed when data check is detected. If the retry count is over 15, next block will be read.

(2) Forward read (c) error stop (code 32) Backward read (c) error stop (code 33)

The operation of these commands is almost same as code 25 or code 2D respectively, but the operation stops when data check is encountered.

 (3) Forward read (c) stop at tape mark (code 34) Backward read (c) stop at tape mark (code 35)

The continous read operation stop when a tape mark is encountered.

(4) Backspace-read (c) (code 36)

This command causes the alternate operation of back space and forward read until the stop condition is detected. this command may be issued after code 32 for the analysis of the error data block.

(5) Space-back read (c) (code 37)

This command causes the alternate operation of space and back read until the stop condition is detected. The purpose of this command is same as code 36 and this is used for the back read operation.

(6) FRD to EOT, BRD to BOT (c) (code 38)

This command causes the continuous operation of forward or backward read with retry till the stop condition is detected, and the direction is changed when the stop condition is encountered. No statical record is stored. This command is used for the running.

(7) Forward read to EOT & rewing (code 39)

The operation is almost same as code 30 but the rewind operation is executed when the one of the stop condition is detected.

(8) 1 block read & rewind (c) (code 3B)

The operation of this command is the alternation of read and rewind. This command may be used to analyze the motion of read command at BOT area.

(9) Write to EOT & rewind (code 3C)

This command causes the tape to be moved in the forward direction and continuous formatted write operations are executed toward EOT. When data check is encountered, retry is executed by backspace and erase operation. The tape will be rewound when EOT marker is detected. (10) Write to EOT & rewind (code 3D)

The operation is same as code 3C, but continous write operation are executed again after rewind operation. No statical record is stored.

(11) Write to EOT, back read to BOT, read to EOT & rewind (c) (code 3E)

The operation of this command is separated to four parts. The first part is a write operation to EOT, the second is back read operation to BOT, the third is read operation to EOT and the last is rewind operation. These four operations are executed cyclically. No statical records are stored.

(12) Write-backspace-read to EOT & rewind (code 3F)

The operation of this command is the cyclic operation of write, backspace and read toward EOT.

A.7.7 Command 4x (write group)

(1) Erase fix length (code 40) Erase fix length (c) (code 41)

These commands cause the tape to be moved in the forward direction. The erase operation about 3.5 inches is executed. At code 41, the operation is repeated till the stop condition is encountered.

(2) Erase variable length (code 42) Erase variable length (c) (code 43)

The operation of these commands is almost same except the length of erased area. Its length which is controlled by the microprogram is about 4K bytes length.

(3) Write (code 44), write (c) (code 45)

These commands cause the tape to be moved in the forward direction. A formatted write operation is done. The block length is about 4K bytes. When specified code 45, the operation is repeated until the stop condition is found.

(4) Write tape mark (code 46), write tape mark (c) (code 47)

These commands cause a tape mark to be written after a fixed length erasure. When code 47 is issued, the operation is repeated till the stop condition is detected.

(5) Write (c) with retry (code 48)

The operation is the same as code 45 except the retry sequence when a data check is detected. The operation is repeated till the stop condition is detected.

(6) Write (c) error stop (code 49)

The operation is almost same as code 45 but it will stop when data check is detected.

(7) Write tape mark (c) with retry (code 4A)

The operation is the same as code 47 but when the write tape mark is detected, backspace operation of fixed length and the fixed length erase operation is executed and the retry of write tape mark is executed.

(8) Backspace-write (c) (code 4B)

This command causes the alternate operation of backspace and write operation till the stop condition is detected. The purpose of this command is the analysis of the write operation at the time the write error occurred.

(9) Loop write to read (code 4C) Loop write to read (c) (code 4D)

These commands cause the write operation without tape movement. Write current of head is cut off. If code 4D is issued, the operation is repeated till the stop condition is found.

(10) Backspace-erase-write (code 4E)

The purpose of this command is the simulation of the retry sequence in write. More than one block must have been written before this command is issued. When this command is issued, backspace operation and erase fixed length operation and write operation are executed.

(11) 1 block write & rewind (code 4F)

The purpose of this command is for the analysis of the write operation around BOT marker. The operation is repeated until the stop condition is found.

- A.7.8 Command 5x (diagnostic aid)
- (1) 9042/3200 fci unformat write (code 50)

This command causes the special burst to be written to EOT. The density of the burst is 3042 fci in GCR mode and 3200 fci in PE mode. The purpose of this command is for SAGC (code 58, 59), or for the check of head resolution ratio by 9042/3014 fci in GCR or 3200/1600 fci in PE.

(2) 3014/1600 fci unformat write (code 51)

This command causes the special burst to be written toward EOT. The density of the burst is 4014 fci in GCR mode and 1600 fci in PE mode. The purpose of this command is the same as code 50.

(3) 9042/3200 fci write for feed through check (code 52)

This command causes an intermittent burst to be written EOT. The density of the burst is 9042 fci in GCR mode and 3200 fci in PE mode. The length of the written burst is 24 QTP (about 1.4 mm) and the erased length is 96 QTP (about 5.6 mm). The purpose of this command is to check the feed through noise during write operation. Figure A.2 shows the intermittent burst pattern.



Figure A.2 Intermittent burst of code 52

 (4) 9042/3200 write for cross talk checking (code 53) 3014/1600 write for cross talk checking (code 54)

This command causes a special pattern shown in Figure A.3 to be written toward EOT marker. The density of the burst is 9042(code 53)/3014(code 54) fci in GCR mode and 3200(code 53)/1600 (code 54) fci in PE mode. The erased length of each track is 96 QTP normally. But when GODOWN bit is set by issuing code 88 command, it is expanded to 2.65 seconds. This command has to be issued before issuing code 56 or 57 to observe the cross talk noise.

Track 1, bit 5	<u> </u>
Track 2, bit 7	+=====================================
Track 3, bit 3	### 9927################################
Track 4, bit P	***********
Track 5, bit 2	**************************************
Track 6, bit 1	<u> </u>
Track 7, bit 0	sesciesenisessenisii feresikeniskuu
Track 8, bit 6	
Track 9, bit 4	998#19229998#222998299999999999999999999
	96 QTP or
	2.65 seconds



(5) Run forward with read status (code 55) Run backward with read status (code 56)

> At code 55 command the tape is moved in the forward direction to EOT marker and at code 56 command the tape is moved to BOT. These command is used for the checking the cross talk noise by oscilloscope.

(6) Continous SAGC with write (code 57)

This command causes the same operation as code 50 and continous SAGC operation like the manner during write operation of ARA burst.

(7) Continuous SAGC with read (code 58) Continuous SAGC with back read (code 59)

> At code 58 the tape is moved toward EOT with continuous SAGC operation as same manner as read operation during ARA burst. At code 59 the tape is moved toward BOT, and the operation is same as code 58. These commands have to be used for setting the read amplifier gain for PE, if the exchange of R/W head is needed.

16 times SAGC action is performed by every 2 seconds. Average counts of 16 times SAGC are stored in register 90-99 of device control phase.

(8) Head output check FWD/BWD (code 5A)

This command causes the density mode to be 6250 bpi, and tape high speed. The tape is moved in the forward direction and SAGC operation is executed with 90% slice level. The gain count of read amplifier after SAGC is checked and if it is over 13(hex), the tape will be stopped and LED 8, 9 are lit. Then the tape runs about 5.8 meters and the direction is changed to backward. The output of read head is checked with 44% slice level during running about 1.9 meters. If the output of any track is not detected, LED 8 is lit. Otherwise LED 9 is lit.

(9) Azimuth adjust forward (code 5C)
 Azimuth adjust backward (code 5D)

The purpose of this command is to check and adjust the head by using the master skew tape.

With code 5C, the tape is moved in the forward direction and code 5D the direction is backward. During execution, if the switch 0 of the field tester is off, the skew is checked by track 4 and 5. If the switch 0 is on, checking tracks are 1 and 9. Track 1 and 9 are used for the fine adjustment.

If the left decimal point of the operator panel is lit, the screw for azimuth adjustment must turn to clockwise direction. If the right decimal point of the operator panel is lit, the direction is counterclockwise.

- A.7.9 Command 7x (diagnostic aid)
- (1) Write with mask bit (code 70-7A)

These commands cause the same operation as normal write operation except specified bit is not written through the block. The error track must be the same as the specified track is set in the sense byte showed in register 44 and 45.

(2) Write with mask preamble (code 7B)

These commands causes the same operation as normal write operation except the preamble is masked. The fault symptom code of this command is E240 and start read check bit in sense byte 14 (register 4E) is set.

(3) Write with mask postamble (code 7C)

This command causes the same operation as normal write operation except the postamble is masked. The fault symptom code of this command is E21A and IBG detected bit in sense byte 14 (register 4E) is set. A.7.10 Command Ax, Command Bx, Cx (diagnostic aid)

(1) Set DGC count to "x" (code Ax)

The gain of read amplifier is set to "x". The count is relative value and "0" is minimum, "F" is maximum value. "x" is specified by lower 4 bits of switch of the field tester.

(2) Set slice level to "xy" (code Bx, Cy)

The slice level is set to "xy" after command Bx and Cy are executed. "x" and "y" are lower digit of each command.

The value of "xy" is the ralative value of the slice level. The actual value of 1 count is about 20 mV. When "xy" is specified as "80", the actual slice level is 0 V (0%) and when "xy" is specified as "00", the actual value is about 4.9 V (246%).

When "xy" is over "80", the microprogram inverts its value.

The slice level of read amplifier can be set only at the ready status. The practical value of the slice level which is set by these commands is ("ADAC"-"xy") at the new M2442A or M2444A. "ADAC" value can be seen in register 84.

- A.7.11 Command Ex (control command)
- (1) Reset (code E0)

This command is used to reset the sense data or command operation which is executing.

(2) Data security erase (code El)

This command causes the tape to be moved in the forward direction and continuous erase operation about 1 meter beyond EOT marker is executed.

(3) Set low speed (code E2)

The speed mode is set to low speed mode by this command.

(4) Set high speed (code E3)

The speed mode is set to high speed mode.

(5) Rewind (code E4)

The tape will be rewound to BOT marker.

(6) Unload (code E5)

The tape will rewind to BOT and the unload.

(7) Retension (code E6)

The tape will be wound to EOT at 200 ips, then rewound to BOT at low speed. This command may be used for the the maintenance of the media.

- (8) Set long gap (code E8)

The length of IBG will be twice of normal write operation after this command is issued.

(9) Set high density (code EA) Set low density (code EB)

> These commands are used to specify the density of a write operation. Code EA is for 6250 BPI and code EB is for 1600 BPI. If the density select switch of the operator panel is not host detect mode, these commands have no effect but the control bit (CMPE) is set or reset by these commands.

(10) Start/stop forward (code EE) Start/stop backward (code EF)

> These commands cause the tape to start or stop in the forward or backward direction respectively. If BOT or EOT marker is detected, the direction is changed. The time of running forward or backward is specified by the switch 0-3. The interval time from the start point of the deceleration to the start point of the acceleration is specified by switch 4-7 of the field tester. (switch 0-3) x 7.87 msec is go-up time. (switch 4-7) x 3.84 msec is go-down time.

- A.7.12 Command Fx (adjustment)
- (1) Enable ROM operationg command (code F5)

This command is used to enable the execution of codes F9, FA, FC and FD. FACTORY bit of register 56 is set when this command is issued.

(2) Disable ROM operating command (code F4, F6)

These commands are used to reset FACTORY bit.

(3) Store ROM (code F9)

This command causes the data in RAM such as Device type, EC level, gain count of BOT or EOT sensor and gain count of read amplifier to be written into ROM.

(4) Write device type/EC level (code FA)

The purpose of this command is to set the device type, EC level or to change the gain count of BOT or EOT sensor.

(5) BOT/EOT gain adjust (code FB)

The purpose of this command is to adjust the gain of BOT/EOT sensor. When this command is issued, the tape is moved to search BOT and the correct value for the sensor is stored in RAM (register BO of device control phase) and then the tape is moved to search EOT marker and stopped at EOT and correct value is stored in RAM (register B1).

A.7.13 Ignore door switch (code 00)

The state of the door switch is not checked after this command is issued. This command is useful for the azimuth adjustment or tension sensor/idler sensor adjustment operation.

APPENDIX B OFFLINE DIAGNOSIS BY THE OPERATOR PANEL

B.1 Set to Diagnostic Mode

Press the TEST switch and with pressing it, press the START switch. The MTU goes into the diagnostic mode and TEST mode indicator will be lit. The DENSITY SELECT mode indicator will be in HOST select mode.

If the MTU has already been loaded, the TEST switch is ignored. Make sure that the MTU is in a tension off state before going into TEST mode.

B.2 Set Up the Routine Number

The testing routine number can be set by the STRAT or UNLOAD switch. START is for (+1), UNLOAD switch is for (-1). If one of them is pressed for more than 1 second, the routine number is automatically increased or decreased. The routine number is indicated by 2 digit 7 segment LEDs.

B.3 Start the Diagnostic Operation

To start the diagnostics, the TEST switch should be pressed. While executing theoperation, the routine number is indicated. If the specified routine number is from 90 to 99, the operation is initiated by pressing DENSITY SELECT and TEST switches.

B.4 Termination of the Diagnostic Operation

When the specified operation terminates normally, the 7 segment LEDs is changed to "00".

The last routine number is stored in the RAM, after the LED 7 segments goes to "00" if the START switch is pressed, the LED indicates the next higher routine number.

B.5 Error Indication

If some error was detected, the Fault Symptom Code (FSC) are indicated alternately on the LED.

At this time, if the START switch is pressed, the LED indicates upper 2 bytes of the Fault Location Code (FLC), the UNLOAD switch is for the lower 2 bytes of the FLC. If TEST switch is pressed, 2 bytes of the microprogram state are indicated, DENSITY SELECT switch is for the routine number.

Example: Indication of the Fault Symptom Code



Upper byte indication Lower byte indication

If the detected error was caused by an operation mistake such as the door opened, the 7 segment LED indicates the code L1 to L5.

B.6 Interruption of the Diagnostic Operation

If the TEST switch is pressed during the diagnostics, the operation is stopped and the LED indicates "00".

If TEST switch is pressed again, the routine that was interrupted will be executed again.

Note: If the routine number is 91 or 93, the meaning of the switches is changed.

RESET switch resets the diagnostic mode.

B.7 Error Reset

In the case that the error is detected by the formatter of the interface control program, the error is reset by pressing DENSITY SELECT and TEST switches. If the error is detected by the device control or servo control program, the error is reset by pressing RESET only, and in this case the diagnostic mode is also reset.

B.8 Operation Time

In the case that the specified routine is "01" and the full reel (2400 feet) is used, the operation time is about 7 minutes. If a quater tape is used, it takes about 5 minutes.

B.9 Diagnostic Routine

Table B.1 shows the diagnostic routines.

When the routine "01" is specified, the tape will be loaded and routine 10 to 42 will be executed. If the routine "06" is specified, routine 10 to 19 will be executed.

If the routine is not 01 or 06, only the specified routine will be executed.

B.9.1 Code 00, 07-08, 43-89, 95, 96, and 98: No operation

B.9.2 Code 01: Load & run default routines

The tape will be loaded and the routine 10 to 42 will be executed.

B.9.3 Code 02: Load

The tape will be loaded. This routine should be done if the MTU is not ready. The following routines 03 to 05, 20 to 42 or 90 to 92 require a tape to be loaded.

B.9.4 Code 03: Rewind

The tape will be rewound to the BOT marker.

B.9.5 Code 04: Unload

The tape will be rewound onto the supply reel.

B.9.6 Code 05: Retension

The tape will be wound on the machine reel at 200 IPS to the EOT marker and the rewound and unloaded at low speed. This routine is for the media maintenance.

B.9.7 Code 06: Run routine 10 to 19

Routine 10 to 19 will be executed continuously. These routine can be executed even if the tape is not loaded.

Note: To loop diagnostics routines hold down the TEST switch and press DENSITY SELECT. (This has no effect in routines 90 - 99.)

	Table B.1	Operator	panel d	liagnostic	routines
--	-----------	----------	---------	------------	----------

Code	Contents
00 01 02 03 04 05 06 09	No operation Load & run default test routine. (from code 10 to 42) Load Rewind Unload Retension Run routine 10 - 19 Ignore door switch
10 11 12 13 14 15 16 17 18 19	Check reset test LSI scan test Time sensor test Block format test LWR test GCR high/low LWR test PE high/low Mask/Error track test by LWR GCR, high speed Mask/Error track test by LWR PE, high speed Mask/Error track test by LWR PE, low speed
20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42	Tacho counter test (QCTRH, QCTRL) Read level test by GCR, high speed Feed through test by FE, low speed GCR identification burst test PE identification burst test (low speed) PE identification burst test (high speed) GCR/low/normal/combination command test GCR/high/normal/combination command test GCR/high/long/combination command test PE/low/normal/combination command test PE/low/normal/combination command test PE/low/normal/combination command test PE/low/long/combination command test PE/ligh/normal/combination command test PE/high/nog/combination command test PE/high/long/combination command test PE/high/long/combination command test PE/high/long/combination command test PE/high/long/combination command test BOT test (back into load point) by GCR BOT test (back into load point) by PE Command sequence test by GCR Command sequence test by PE Data security erase test Unload & offline
90 91 92 93 94 97 99	BOT/EOT sensor gain adjust Azimuth adjust PE read amplifier gain adjust EC level/Device type set Device parameter set Buffer parameter setting Run initial diagnosis & reset diagnostic mode

B.9.8 Code 09: Ignore door switch

After this routine is done, the state of the door switch is not checked and the other routine can be executed with the door open.

B.9.9 Code 10: Check reset test

The interruption from the interface control program to the device control program is checked.

B.9.10 Code 11: LSI scan test

The 9 CMOS master slice LSIs are tested by scan mode.

B.9.11 Code 12: Time sensor test

The time sensor logic in the formatter and its function is to detect the read signal on the tape. The all "1"s data is transferred to the time sensor logics and checked by Loop Write to Read mode.

B.9.12 Code 13: Block format test

The decode logics of the time sensor output is tested.

B.9.13 Code 14, 15: Loop write to read test

Loop write to read command is tested in GCR/PE mode and high/low speed mode.

B.9.14 Code 16 - 19: Error track test by loop write to read

Loop write to read with track mask is tested like code 14 or 15 and the error tarck pointers are checked.

B.9.15 Code 20: Tacho counter test

The tape is moved in the forward direction in high and low speed and the tacho pulse counter is tested.

B.9.16 Code 21: Read level test

In PE, low speed mode, the head output ratio of forward vs. backward is checked.

B.9.17 Code 22: Feed through test

In PE, low speed mode, the feed through of the head is checked.

B.9.18 Code 23 - 25: Identification burst test

In PE, GCR mode and high or low speed mode, the identification burst is written and checked. Also in GCR mode SAGC operation is checked.

B.9.19 Code 26 - 33: Combination command test

In 8 modes (GCR/PE, high/low speed, normal/long gap), the basic read/write command listed below are tested.

- write
- write tape mark
 write
- 4. erase fixed length
- 5. write
- 6. write tape mark
- 7. write tape mark
- 8. backspace file
- 9. backspace file 10. back read
- 11. backspace
- 12. backspace file
- 13. space file
- 14. read
- 15. space
- 16. space file

B.9.20 Code 34, 35: Error detection/correction test

Write blocks with 1 or 2 tracks dead and back read and read command are issued. The error track pointer is tested and error detection or correction and data check are checked.

B.9.21 Code 36: Tape mark detection test

Pseudo tape marks are written and checked by the spacefile command.

B.9.22 Code 37, 38: BOT test

Erase command is issued from BOT then backspace is issued. The tape reaches BOT and an error is checked.

B.9.23 Code 39, 40: Command sequence test

The read/write commands are tested with status changing as listed below.

write + backward + forward + write
in low and high speed

B.9.24 Code 41: Data security erase test

Data security erase is tested.

B.9.25 Code 42: Unload

The tape will be rewound onto the supply reel.

B.9.26 Code 90: BOT/EOT gain adjustment

Before executing this routine, the tape should be loaded. The gain of BOT/EOT sensor is automatically adjusted and stored in RAM. The gain stored in RAM is written in the NOV-RAM by executing routine 94. See Chapter 6 REP 2310/2320.

B.9.27 Code 91: Azimuth adjustment

Use the master skew tape and load it by routine 02 before issuing this routine. See Chapter 6 REP 2110.

In this routine, the meaning of the switches on the operator panel are changed.

"START" : Forward n	novement
"UNLOAD" : Backward	movement
"TEST" : Start or	stop movement
"DENSITY SELECT" :	Compared track change
	At first "11" is indicated at LED.
	The indication is changed alternately by pressing this switch from "11" to "00" or "00" to "11". "11" means that the skew is compared by inner 2
	tracks (track 5, 6).
	"00" means by outer 2 tracks (track 1, 9).
"2 decimal points":	Indication of the skew.
•	Adjust the screw until 2 indicators are lit equally.

During the operation, if EOT is detected, the direction of tape drive is changed to backward. If BOT is detected, the tape is unloaded.

B.9.28 Code 92: PE read amplifier gain adjustment

Use the work tape as good quality. Load it by code 02.

All "1"s data with 3200 fci is written for about 20 meters, then the tape is rewound. 16 times of SAGC operation are done and mean value of the gain count is stored in RAM at high and low speed. See Chapter 6, REP 2330.

B.9.29 Code 93: EC level/device type setting

This routine is for the changing of Device type or EC level or BOT/EOT gain. See Chapter 6, REP 2320. The meaning of the device type is as below.

most significant -----

------ least significant

bit O	bit l	bit 2, 3	bit 4, 5 Interface type	bit 6, 7 Density on power up
Density display	High speed	GCR/PE 00: 0.3/0.6 01: 1.2/1.2 10: 2.4/2.4 11: 4.8/4.8	0 0: CDC compatible 0 1: PERTEC compati 1 0: CIPHER compati 1 1: reserved	0 0: HOST & 6250 0 1: HOST & 1600 1 0: 6250 1 1: 1600

B.9.30 Code 94: Device parameter set

The data stored in RAM such as BOT/EOT gain, PE read amplifier gain, EC level and Device type data are stored in NOV-RAM.

B.9.31 Code 99: Run initial diagnostics and reset diagnostic mode

The power up diagnosis is executed and reset test mode and return to the initial state. Cable connection and others are checked. If the tape is loaded at this routine, it is unloaded before executing this routine.

PCA name	PCA namePCAM2441A (Old Type)M2441A (NewPCA nameLocationM2442A (Old Type)M2442A (New(Slot No.)(Note 1)M2442A (New		M2441A (New Type) M2442A (New Type)	M2443A M2444A		
WFM (Write Formatter)	1A 08		C16B-5121-0860#U (512186U)			
RFM (Read Formatter)	1A 09		C16B-5121-0880∦U (512188U)			
MPU	1A 06	C16B-5324-0800#U	C16B-5324-0800#U C16B-5327			
(Microprocessor Unit)		(532480U)	(532480U) (5327			
IFC	1A 07	C16B-5324-0810#U	16B–5324–0810#U C16B–5327			
(Interface Controller)		(532481U)	(532481U) (5327			
SVA	1A 02	B16B-9460-0010A#U	B-9460-0010A#U B16B-9460-0100A#U			
(Servo Amplifier)		(UIDMU)	(UIDMU) (UIJMU)			
VFO	1A 10	C16B-5501-0840#U		C16B-5501-0940#U		
(Variable Frequency Oscillator)		(DEIAU)		(550194U)		
RDA	Amplifier) 1A 12 B16B-9890-0010A#U		B16B-9890-0020A#U	B16B-9920-0010A#U		
(Read Amplifier)	(RKDMU)		(RKFMU)	(RKEMU)		
WTA		B16B-9470-0010A#U B16B-9470-01004				
(Write Amplifier) near head		(WAOMU) (WAPMU)				
RPA (Read Pre-Amplifier)	RPA (Read Pre-Amplifier) near head B16B-9440-0010A#U (RPGMU)		B16B-9440-0010A#U (RPGMU)	· · · · · · · · · · · · · · · · · · ·		
BUF (Buffer option) 1A 05 Not acceptable B17B-0160-			0-0010A			

Note 1 Old type has serial No $\#1^2/M2441A$, $\#1^26/M2442A$.

C- 1

FUJITSU AMERICA, INC. 3055 ORCHARD DR. SAN JOSE, CA 95134

FUJITSU AMERICA, INC.

Reader Comment Form

	We would appreciate your comments and suggestions for improving this publication.							
Publ	cation No.	Rev. Letter	Title		, and the second se			Current Date
How	did you use this publicati	ion?			Is the material presen	ted effectively?		
] Learning] Reference	Installing	g	Sales	Fully Covered	Well Illustrated	Well Organized	Clean
Wha	is your overall rating of t	this publication	?		What is your occupati	on?		
	Very Good	Fair	1	Very Poor				
	r other comments ma	v be entered	here. Plea	se be specific ar	l			
giv	e page, paragraph and	d line numbe	r references	s where applicab	le.			
					9 9 - ¹⁹ 11			
	· · ·						****	
na na stara Na serie da se								
	i i a Antonio i							
						4. 		
	2010 2017 - 10 2017 - 10							
	en an an an Arthread an Art Arthread an Arthread an Arth							
		2						· · · · · · · · · · · · · · · · · · ·
					рукана английн нэгээлэг улсун тойн тойн тойн тойн тойн тойн тойн той			
-								
	<u></u>					4999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1	· · · · · · · · · · · · · · · · · · ·	
						N		
						Tour Name & Return /	ndoress	
				ана на стана на стана Стана на стана на стан				

Thank you for your interest. (Fold & fasten as shown on back, no postage needed if mailed in U.S.A.)

Tape Here Only



No Postage Necessary If Mailed in the United States

BUSINESS REPLY MAIL

First Class

San Jose

Postage will be paid by Addressee

Permit # 7446

FUJITSU AMERICA, INC. Computer Products Group Technical Support Dept. 3055 Orchard Dr. San Jose, CA 95134

FUJITSU AMERICA, INC.

3055 Orchard Drive, San Jose, California 95134-2022, U.S.A. TEL: (1-408) 432-1300 FAX: 408-432-1318, 1319 TLX: 230-176207 TWX: 910-338-2193