

CRAY X-MP AND CRAY-1® COMPUTER SYSTEMS

SYMBOLIC MACHINE INSTRUCTIONS REFERENCE MANUAL

SR-0085

Copyright[®] 1986 by CRAY RESEARCH, INC. This manual or parts thereof may not be reproduced in any form without permission of CRAY RESEARCH, INC.





Each time this manual is revised and reprinted, all changes issued against the previous version are incorporated into the new version and the new version is assigned an alphabetic level.

Every page changed by a reprint with revision has the revision level in the lower righthand corner. Changes to part of a page are noted by a change bar in the margin directly opposite the change. A change bar in the margin opposite the page number indicates that the entire page is new. If the manual is rewritten, the revision level changes but the manual does not contain change bars.

Requests for copies of Cray Research, Inc. publications should be directed to the Distribution Center and comments about these publications should be directed to:

CRAY RESEARCH, INC. 2520 Pilot Knob Road Suite 310 Mendota Heights, Minnesota 55120

Revision Description

January 1986 - Original printing.

PREFACE

This manual provides information on CRAY X-MP and CRAY-1 Symbolic Machine Instructions, and is intended to be used as a reference with CAL Assembler Version 2.

Specific information on CAL Assembler Version 2 can be found in the following manual:

SR-2003 CAL Assembler Version 2 Reference Manual

CONTENTS

| PREF | FACE . | ii | i |
|------|---------|---|---------|
| | | | |
| 1. | INTRO | DDUCTION | -1 |
| 2. | INSTR | RUCTION SYNTAX | ·1 |
| | 2.1 | INSTRUCTION FORMAT | -1 |
| | | 2.1.1 1-parcel instruction format with discrete j and k fields | -2 |
| | | 2.1.2 1-parcel instruction format with combined j and | _ |
| | | <i>k</i> fields | -2 |
| | | and m fields | .3 |
| | | 2.1.4 2-parcel instruction format with combined <i>i</i> , <i>i</i> , <i>k</i> , and <i>m</i> fields <i>i</i> , <i>k</i> , <i>i</i> , <i>k</i> , <i>i</i> , <i>k</i> | .4 |
| | 2 2 | SPECIAL REGISTER VALUES | .5 |
| | 2.2 | SYMBOLIC NOTATION | 5 |
| | 2.5 | 2 2 1 Conoral suntage | 5 |
| | | $2.5.1 \text{General Syncar} \dots \dots \dots \dots \dots \dots \dots \dots \dots $ | 6 |
| | | $2.3.1.1 \text{Register designators} \dots \dots \dots \dots \dots \dots \dots \dots \dots $ | 7 |
| | | $2.5.1.2 \text{Location field} \dots \dots \dots \dots \dots \dots \dots \dots \dots $ | 7 |
| | | $2.5.1.5 \text{Result lield} \dots \dots \dots \dots \dots \dots \dots \dots \dots $ | 7 |
| | | 2.3.1.4 Operaturation 2.3.1.4 | 0 |
| | | $2.5.1.5 \text{Comment field} \dots \dots \dots \dots \dots \dots \dots \dots \dots $ | •O 0 |
| | 2 4 | $2.5.2 \text{Special Syncar forms} \dots \dots \dots \dots \dots \dots \dots \dots \dots $ | 0 0 |
| | 2.4 | MONITOR MODE INSTRUCTIONS | 9 |
| 3. | MACHI | INE INSTRUCTION DESCRIPTIONS | 1 |
| | | | |
| APPI | ENDIX S | SECTION | |
| | | | _ |
| Α. | SYMBO | DLIC INSTRUCTION SUMMARY | 1 |
| | A.1 | FUNCTIONAL UNITS | 1 |
| | A.2 | CRAY-1 SYMBOLIC MACHINE INSTRUCTIONS | 2 |
| | A.3 | CRAY X-MP SYMBOLIC MACHINE INSTRUCTIONS | 5 |

| A.2 | CRAY-1 SYMBOLIC MACHINE INSTRUCTIONS | • | • | • | • | • | • | • | • | A - |
|-----|---|---|---|---|---|---|---|---|---|------------|
| A.3 | CRAY X-MP SYMBOLIC MACHINE INSTRUCTIONS | • | • | • | • | • | • | • | • | A- |

| в. | FUNCT | IONAL INS | TRUCTION SUMMARY | . B-1 |
|----|-------------|-----------|---|--------|
| | B.1 | REGISTER | ENTRY INSTRUCTIONS | . B-1 |
| | | B.1.1 | Entries into A registers | . B-1 |
| | | B.1.2 | Entries into S registers | . B-1 |
| | | B.1.3 I | Entries into V registers | . B-2 |
| | | B.1.4 | Entries into semaphore registers | . B-3 |
| | B.2 | INTER-REG | GISTER TRANSFER INSTRUCTIONS | . B-3 |
| | | B.2.1 | fransfers to A registers | . B-3 |
| | | B.2.2 | fransfers to S registers | . B-4 |
| | | B.2.3 | Fransfers to V registers | • B-5 |
| | | B.2.4 | Transfer to Vector Mask register | • B-5 |
| | | B.2.5 | fransfer to Vector Length register | • B-5 |
| | | B.2.6 | Fransfer to Semaphore register | . B-5 |
| | B.3 | MEMORY TI | RANSFERS | . B-6 |
| | | B.3.1 | Bidirectional memory transfers | . B-6 |
| | | B.3.2 1 | femory references | . B-6 |
| | | B.3.3 | Stores | . B-6 |
| | | B.3.4 | Loads | • B-7 |
| | B.4 | INTEGER A | ARITHMETIC OPERATIONS | • B-8 |
| | | B.4.1 | 24-bit integer arithmetic | . B-9 |
| | | B.4.2 | 54-bit integer arithmetic | . B-9 |
| | B.5 | FLOATING | -POINT ARITHMETIC | . B-10 |
| | | B.5.1 | Sloating-point range errors | . B-10 |
| | | B.5.2 | Ploating-point addition and subtraction | . B-10 |
| | | B.5.3 | Ploating-point multiplication | . B-11 |
| | | B.5.4 | Reciprocal iteration | . B-12 |
| | | B.5.5 | Reciprocal approximation | . B-12 |
| | B. 6 | LOGICAL (| DPERATIONS | . B-13 |
| | | B.6.1 | Logical products | . B-13 |
| | | B.6.2 | Logical sums | . B-14 |
| | | B.6.3 | Logical differences | . B-14 |
| | | B.6.4 | Logical equivalence | . B-15 |
| | | B.6.5 | Vector mask | . B-15 |
| | | B.6.6 1 | ferge | . B-16 |
| | B. 7 | SHIFT INS | STRUCTIONS | . B-16 |
| | B.8 | BIT COUNT | INSTRUCTIONS | . B-17 |
| | | B.8.1 | Scalar population count | . B-18 |
| | | B.8.2 V | Vector population count | . B-18 |
| | | B.8.3 | Scalar population count parity | . B-18 |
| | | B.8.4 | Scalar leading zero count | . B-18 |
| | B.9 | BRANCH II | ISTRUCTIONS | . B-18 |
| | | B.9.1 U | Inconditional branch instructions | B-19 |
| | | B.9.2 | Conditional branch instructions | B-19 |
| | | B.9.3 1 | Return jump | B-19 |
| | | B.9.4 1 | Normal exit | B-20 |
| | | B.9.5 1 | Crror exit | B_20 |
| | B.10 | MONTTOR | INSTRUCTIONS | B=20 |
| | | B.10.1 | Thannel control | B=20 |
| | | B.10.2 | Set real-time clock | B_21 |
| | | | | |

| B.10 | MONITOR | INSTRUCTIONS (continued) | |
|------|---------|---|---|
| | B.10.3 | Programmable clock interrupt instructions B-22 | 1 |
| | B.10.4 | Interprocessor interrupt instructions B-22 | 1 |
| | B.10.5 | Cluster number instructions | 2 |
| | B.10.6 | Operand range error interrupt instructions B-22 | 2 |
| | B.10.7 | Performance counters | 2 |
| | | | |

FIGURES

| 2-1 | General Form for Instructions | 2-1 |
|-----|---|-----|
| 2-2 | 1-parcel Instruction Format with Discrete j and k Fields \ldots | 2-2 |
| 2-3 | 1-parcel Instruction Format with Combined j and k Fields \ldots | 2-3 |
| 2-4 | 2-parcel Instruction Format with Combined j , k , and m Fields | 2-4 |
| 2-5 | 2-parcel Instruction Format with Combined i , j , k , | |
| | and m Fields | 2-4 |
| 2-6 | 2-parcel Instruction Format for a 24-bit Immediate Constant | |
| | with Combined i, j, k , and m Fields | 2-5 |

TABLE

| 2-1 | Special | Register | Values | • | • | • | • | • | • | • | • | • | • | • | • | • | • | • | • | • | • | • | 2 | 2 1 | 6 |
|-----|---------|----------|--------|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|-----|---|
|-----|---------|----------|--------|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|-----|---|

INDEX

INTRODUCTION

Each Cray mainframe (CRAY X-MP and CRAY-1) machine instruction can be represented symbolically in Cray Assembly Language (CAL). This manual provides information on the Symbolic Machine Instructions used with the CRAY X-MP and CRAY-1.

1

For a general description of the Cray mainframe, refer to the appropriate Reference Manual:

- HR-0004 CRAY-1 Hardware Reference Manual
- HR-0029 CRAY-1 S Series Mainframe Reference Manual
- HR-0064 CRAY-1 M Series Mainframe Reference Manual
- HR-0088 CRAY X-MP Series Models 11, 12, and 14 Mainframe Reference Manual
- HR-0032 CRAY X-MP Series Models 22 and 24 Mainframe Reference Manual
- HR-0097 CRAY X-MP Series Model 48 Mainframe Reference Manual

Section 2 of this manual provides information on Symbolic Machine Instruction format for a 1-parcel (16-bit) instruction or a 2-parcel (32-bit) instruction. It also describes special register values that may be referenced by the instructions and the symbolic notation used for coding the machine instructions.

Section 3 provides detailed information on the CAL instructions that operate on the CRAY X-MP and CRAY-1. Each instruction begins with boxed information consisting of the CAL syntax format, an operand if required, a brief description of each instruction, and the machine instruction.

Following the boxed information is a detailed description of the instruction and an example.

Appendix A provides a summary of functional units and the symbolic machine instructions. Appendix B lists the instructions by function. References to section 3 for a detailed description of the instruction are provided.

INSTRUCTION SYNTAX

Each CRAY X-MP and CRAY-1 mainframe machine instruction can be represented symbolically in Cray Assembly Language (CAL). The assembler identifies a symbolic instruction according to its syntax and generates a corresponding binary machine code. An instruction is generated in the assembly section in use when the instruction is interpreted.

This section describes the format of symbolic machine instructions, special register values, and notation used for coding symbolic machine instructions for CAL Assembler Version 2 on a CRAY X-MP and CRAY-1.

2.1 INSTRUCTION FORMAT

Each instruction is either a 1-parcel (16-bit) instruction or a 2-parcel (32-bit) instruction. Instructions are packed 4 parcels per word. Parcels are numbered 0 through 3 from left to right and any parcel position can be addressed in branch instructions. A 2-parcel instruction begins in any parcel of a word and can span a word boundary. For example, a 2-parcel instruction beginning in parcel 3 of a word, ends in parcel 0 of the next word. No padding to word boundaries is required. Figure 2-1 illustrates the general form of instructions.



Figure 2-1. General Form for Instructions

Four variations of this general format use the fields differently. The formats of the following variations are described in this section:

- 1-parcel instruction format with discrete j and k fields
- 1-parcel instruction format with combined j and k fields

- 2-parcel instruction format with combined j, k, and m fields
- 2-parcel instruction format with combined i, j, k, and m fields

2.1.1 1-PARCEL INSTRUCTION FORMAT WITH DISCRETE j AND k FIELDS

The most common of the 1-parcel instruction formats uses the i, j, and k fields as individual designators for operand and result registers (see figure 2-2). The g and h fields define the operation code. The i field designates a result register and the j and k fields designate operand registers. Some instructions ignore one or more of the i, j, and k fields. The following types of instructions use this format:

- Arithmetic
- Logical
- Double shift
- Floating-point constant



Operation Register Code Designators

Figure 2-2. 1-parcel Instruction Format with Discrete j and k Fields

2.1.2 1-PARCEL INSTRUCTION FORMAT WITH COMBINED j AND k FIELDS

Some 1-parcel instructions use the j and k fields as a combined 6-bit field (see figure 2-3). The g and h fields contain the operation code, and the i field is generally a destination register. The combined j and k fields generally contain a constant or a B or T register designator. The branch instruction 005 and the following types of instructions use the 1-parcel instruction format with combined j and k fields:

- Constant
- B and T register block memory transfer
- B and T register data transfer
- Single shift
- Mask



Figure 2-3. 1-parcel Instruction Format with Combined j and k Fields

2.1.3 2-PARCEL INSTRUCTION FORMAT WITH COMBINED j, k, AND m FIELDS

The instruction type for a 22-bit immediate constant uses the combined j, k, and m fields to hold the constant. The 7-bit gh field contains an operation code, and the 3-bit i field designates a result register. The instruction type using this format transfers the 22-bit jkm constant to an A or S register.

The instruction type used for Scalar Memory transfers also requires a 22-bit jkm field for an address displacement. This instruction type uses the 4-bit g field for an operation code, the 3-bit h field to designate an address index register, and the 3-bit i field to designate a source or result register. (See special register values.)

Figure 2-4 shows the two general applications for the 2-parcel instruction format with combined j, k, and m fields.

NOTE

When using an immediate constant which has both relocatable and parcel attributes, the result of the relocation will be incorrect if the loader-determined actual address (within the user's field length) is greater than 1,048,575. This is because the resulting relocated value will have more than 22 significant bits. A CAL caution message is issued if this occurs. The exception to this is when "Ah exp" executes on a CRAY X-MP/48.



Figure 2-4. 2-parcel Instruction Format with Combined j, k, and m Fields

2.1.4 2-PARCEL INSTRUCTION FORMAT WITH COMBINED *i*, *j*, *k*, AND *m* FIELDS

The 2-parcel branch instruction type uses the combined i, j, k, and m fields to contain a 24-bit address that allows branching to an instruction parcel (see figure 2-5). A 7-bit operation code (gh) is followed by an ijkm field. The high-order bit of the i field is unused.



Figure 2-5. 2-parcel Instruction Format with Combined i, j, k, and m Fields

The 2-parcel instruction type for a 24-bit immediate constant (figure 2-6) uses the combined i, j, k, and m fields to hold the constant. This instruction type uses the 4-bit g field for an operation code and the 3-bit h field to designate the result address register. The high-order bit of the i field is set.



Figure 2-6. 2-parcel Instruction Format for a 24-bit Immediate Constant with Combined i, j, k, and m Fields

2.2 SPECIAL REGISTER VALUES

If the SO and AO registers are referenced in the j or k fields of certain instructions, the contents of the respective register is not used; instead, a special operand is generated. The special operand is available regardless of existing AO or SO reservations (and in this case is not checked). This use does not alter the actual value of the SO or AO register. If SO or AO is used in the i field as the operand, the actual value of the register is provided. Table 2-1 shows the special register values.

2.3 SYMBOLIC NOTATION

The following information describes the notation used for coding symbolic machine instructions. CAL contains two syntax forms: general and special.

2.3.1 GENERAL SYNTAX

Register designators and the location, result, operand, and comment fields have the following general syntax requirements.

2.3.1.1 Register designators

A, B, SB^{\dagger}, S, T, ST^{\dagger}, SM^{\dagger}, and V registers can be referenced with numeric or symbolic designators. The symbolic designators can be entered uppercase, lowercase, or any mixture of case.

In the symbolic notation, the h, i, j, and k designators indicate the field of the machine instruction into which the register designator constant or symbol value is placed. An expression (exp) occupies the jk, ijk, jkm, or ijkm fields depending on the operation code and magnitude of the expression value.

Supporting registers have the following designators:

| Designator | Register |
|------------|----------------------------|
| CA | Current Address |
| CL | Channel Limit |
| CI | Channel Interrupt Flag |
| CE | Channel Error Flag |
| RT | Real-time Clock |
| MC | Master Clear |
| SB | Sign Bit (Sk, with $k=0$) |
| smt | Semaphore |
| VL. | Vector Length |
| VM | Vector Mask |
| XA | Exchange Address |

| Table | 2-1. | Special | Register | Values |
|-------|------|---------|----------|--------|
|-------|------|---------|----------|--------|

| Field | Operand Value |
|----------------------------|------------------|
| Ah, h=0 | 0 |
| Ai, i=0 | (AO) |
| A <i>j, j</i> =0 | 0 |
| Ak, k=0 | 1 |
| Si, i=0 | (\$0) |
| S <i>j, j</i> =0 | 0 |
| S <i>k, k</i> =0 | 2**63 |

+ CRAY X-MP Computer Systems only

2.3.1.2 Location field

The location field of a symbolic instruction optionally contains a symbol. When a symbol is present, it is assigned a parcel address as indicated by the current value of the location counter after any required force to parcel boundary occurs.

2.3.1.3 Result field

The result field of a symbolic machine instruction can consist of one, two, or three subfields separated by commas. A subfield can be null or it can contain a register designator or an expression. The expression specifies a memory address which indicates the register or memory location to receive the results of the operation. The result field may contain a mnemonic indicating the function being performed (for example, J for jump or ex for exit). The mnemonics are case sensitive and must be entered in either all uppercase or all lowercase letters, they cannot be mixed. For example, EX is a valid mnemonic for exit, while Ex is not.

2.3.1.4 Operand field

The operand field of a symbolic machine instruction consists of no subfield or one, two, or three subfields separated by commas. A subfield can be null, contain an expression (with no register designators), or consist of register designators and operators.

The following special characters can appear in the operand field of symbolic machine instructions and are used by the assembler in determining the operation to be performed.

Character Operation

| + | Arithmetic sum of specified registers |
|---|--|
| _ | Arithmetic difference of specified registers |
| * | Arithmetic product of specified registers |
| 1 | Reciprocal of approximation |
| # | Use ones complement |
| > | Shift value or form mask from left to right |
| < | Shift value or form mask from right to left |
| & | Logical product of specified registers |
| ! | Logical sum of specified registers |
| λ | Logical difference of specified registers |

In some instructions, register designators are prefixed by the following letters which have special meaning to the assembler. These letters can be entered either uppercase or lowercase (case insensitive).

- F Floating-point operation
- H Half-precision floating-point operation
- R Rounded floating-point operation
- I Reciprocal iteration
- P Population count
- Q Parity count
- Z Leading-zero count

2.3.1.5 Comment field

The comment field of the symbolic machine instructions begins in column 35. By convention, the comment should be preceded by a semicolon (;) in column 35, and a space.

2.3.2 SPECIAL SYNTAX FORMS

The CAL instruction repertoire has been expanded for the convenience of programmers to allow for special forms of symbolic instructions. Because of this expansion, certain Cray machine instructions can be generated from two or more different CAL instructions. For example, both of the following instructions generate instruction 00200, which causes a 1 to be entered into the VL register:

VL AO VL 1

The first instruction is the basic form of the Enter VL instruction, which takes advantage of the special case where (Ak)=1 if k=0; the second instruction is a special syntax form providing the programmer with a more convenient notation for the special case.

Any of the operations performed by special instructions can be performed using instructions in the basic set. Instructions having a special syntax form are identified as such in the instruction description found later in this section.

In several cases, a single syntax form of an instruction can result in any of several different machine instructions being generated. In these cases, which provide for entering the value of an expression into an A register or into an S register or for shifting S register contents, the assembler determines which instruction to generate from characteristics of the expression.

2.4 MONITOR MODE INSTRUCTIONS

The monitor mode instructions (channel control, set real-time clock, and programmable clock interrupts) perform specialized functions that are useful to the operating system. These instructions execute only when the CPU is operating in the monitor mode. If an instruction is executed while not in the monitor mode, it is treated as a no-op.

MACHINE INSTRUCTION DESCRIPTIONS

This section contains detailed information about individual instructions or groups of related instructions. Each instruction begins with boxed information consisting of the Cray Assembly Language (CAL) syntax format. This consists of a result field description, an operand field description, a brief description of each instruction, and the machine instruction (octal code sequence defined by the *gh* fields). The appearance of an *m* in a format description designates an instruction consisting of two parcels. An *x* in the format description signifies that the field containing the *x* is ignored during CRAY-1 instruction execution. CAL will insert a 0 for each occurrence of *x*.

3

Following the boxed information is a detailed description of the instruction or instructions, and an example using the instruction.

CAUTION

Instructions with g, h, i, j, k, and m fields not explicitly described in the following instructions may produce indeterminate results.

Specific information about the CPU parameter (including the *primary* and *charac* options) of the CAL invocation statement is found in the following manual:

SR-2003 CAL Assembler Version 2 Reference Manual

SR-0085

| Result | Operand | Description | Machine Instruction |
|----------------------------|-------------------|-------------|--------------------------|
| ERR | | Error exit | 000000 |
| ERR [†] | exp | Error exit | 000 <i>ijk</i> |

+ Special CAL syntax on CRAY-1 Computer Systems only

The 000 instruction is treated as an error condition and an exchange sequence occurs. The contents of the instruction buffers are voided by the exchange sequence. If monitor mode is not in effect, the Error Exit flag in the Flag (F) register is set. All instructions issued before this instruction are run to completion.

When the results of previously issued instructions have arrived at the operating registers, an exchange occurs to the Exchange Package designated by the contents of the Exchange Address (XA) register. The program address stored in the Exchange Package on the terminating exchange sequence is advanced by 1 parcel from the address of the error exit instruction.

The error exit instruction is not generally used in program code. This instruction is used to halt execution of an incorrectly coded program that branches to an unused area of memory or into a data area.

The expression in the operand field is optional and has no effect on instruction execution; the low-order 9 bits of the expression value are placed in the ijk fields of the instruction.

| Code generated | Locat | ion Result | Operand | Comment |
|----------------|-------|------------|---------|---------|
| 1 | 11 | 10 | 20 | 35 |
| 1 | 1 | 1 | | I |
| 1000000 | 1 | ERR | 1 | I |
| 1 | I | 1 | 1 | 1 |
| 000017 | I | ERR | D'15 | 1 |

| Result | Operand | Description | Machine Instruction |
|-----------------------|---------------------|---|--------------------------------|
| ca,aj† | A <i>k</i> | Set the Current Address (CA) register, for the channel indicated by (Aj), to (Ak) and activate the channel | 0010 <i>jk</i> |
| passtt | | Pass | 001000 |

Privileged to monitor mode

†† Special CAL syntax

The 0010jk instruction sets the Current Address (CA) register for the channel indicated by the contents of Aj to the value specified in Ak. It then activates the channel.

Before this instruction is issued, the Channel Limit (CL) register should be initialized. As the transfer progresses, the address in CA is increased. When the contents of CA equals the contents of CL, the transfer is complete for the words at the initial address in CA through 1 less than the address in CL.

When the j designator is 0 or when the contents of Aj is less than 2 or greater than 25, the instruction executes as a pass instruction. When the k designator is 0, CA is set to 1.

| Code generated | Location Result | | Operand | Comment |
|----------------|-----------------|-------|---------|---------|
| | 1 | 10 | 20 | 135 |
| 1 | 1 | 1 | | |
| 001035 | ! | CA,A3 | A5 | 1 |
| 1 | 1 | I | 1 | 1 |
| 001000 | 1 | Pass | I | 1 |

| Result | Operand | Description | Machine Instruction |
|------------------------------|-------------------|---|------------------------------------|
| CL,Aj [†] | Ak | Set the channel (Aj) limit address to (Ak) | 0011 <i>jk</i> |

+ Privileged to monitor mode

The 0011jk instruction sets the Channel Limit (CL) register for the channel indicated by the contents of Aj to the address specified in Ak.

The instruction is usually issued before issuing the CA, Aj Ak instruction.

When the j designator is 0 or when the contents of Aj is less than 2 or greater than 25, the instruction is executed as a pass instruction. When the k designator is 0, CL is set to 1.

| Code generated | Locat | ion Result | Operand | Comment |
|----------------|-------|------------|---------|---------|
| | 11 | 10 | 20 | 35 |
| l | I | 1 | | 1 |
| 001134 | 1 | CL,A3 | A4 | |

| Result | Operand | Description | Machine Instruction |
|--|------------------------|---|--------------------------------|
| CI,Aj† | | Clear Channel (Aj) Interrupt flag | 0012 <i>j</i> 0 |
| MC,A <i>j</i> †† | | Clear Channel (Aj) Interrupt flag and Error flag; set device master-clear (output channel); clear device ready-held (input channel) | 0012j1 |

+ Privileged to monitor mode

++ Privileged to monitor mode on CRAY X-MP Computer Systems only

Instruction 0012j0 clears the Interrupt flag and Error flag for the channel indicated by the contents of Aj.

When the j designator is 0 or when the contents of Aj is less than 2 or greater than 25, the instruction is executed as a pass instruction.

Instruction 0012j1 sets the device Master Clear. If (Aj) represents an output channel, the master clear is set; if (Aj) represents an input channel, the ready flag is cleared.

| Code generated | Locat | ion Result | Operand | Comment | |
|----------------|-------|------------|---------|---------|--|
| | 11 | 110 | 20 | 35 | |
| 1 | 1 | 1 | 1 | I | |
| 001210 | | CI,A1 | 1 | 1 | |
| | 1 | | | 1 | |
| 1001241 | | MC,A4 | | | |
| 1 | | ו אר גם | | 1 | |
| 1001201 | ł | Inc / NO | I | 1 | |

| Result | Operand | Description | Machine Instruction |
|------------------|---------|-----------------------------------|------------------------|
| xa† | Aj | Enter XA register with (Aj) | 0013 <i>j</i> 0 |

+ Privileged to monitor mode

The 0013j0 instruction transmits bits 12 through 19 of register Aj to the Exchange Address (XA) register.

If the j designator is 0, the XA register is cleared.

A monitor program activates a user job by initializing the XA register with the address of the user job's Exchange Package and then executing a normal exit (EX).

| Code generated | Loca | tion Result | Operand | Comment | |
|----------------|------|-------------|---------|---------|---|
| | 1 | 10 | 20 | 35 | _ |
| 1 | | 1 | I | | _ |
| 001350 | 1 | XA | A5 | 1 | |

| Result | Operand | Description | Machine Instruction |
|----------------------------|------------|---|------------------------|
| RT | Sj | Enter RTC with (Sj) | 0014 <i>j</i> 0 |
| SIPI† | exp | Set interprocessor interrupt request of CPU exp; 0 <exp<3< td=""><td>0014<i>j</i>1</td></exp<3<> | 0014 <i>j</i> 1 |
| SIPI † †† | | Set interprocessor interrupt request | 001401 |
| CIPI † | 1 | Clear interprocessor interrupt | 001402 |
| CLN† ††† | exp | Cluster number = <i>exp</i> where 0 <u><<i>exp</i><</u> 5 | 0014 <i>j</i> 3 |
| PCI¶ | Sj | Set program interrupt interval | 0014 <i>j</i> 4 |
| CCI¶ | { | Clear clock interrupt | 001405 |
| ECI¶ | | Enable clock interrupts | 001406 |
| DCI¶ | | Disable clock interrupts | 001407 |

CRAY X-MP Computer Systems with two or four CPUs. This instruction is available when the numeric trait NUMCPUS, which is specified on the CPU parameter of the CAL invocation statement, is greater than one.

†† Special CAL syntax

t+t+ CRAY X-MP Computer Systems only. This instruction is available when the numeric trait NUMCLSTR, which is specified on the CPU parameter of the CAL invocation statement, is greater than zero.

Programmable clock (optional on CRAY-1 Models A and B). This instruction is available through the logical trait PC specified on the CPU parameter of the CAL invocation statement.

NOTE

Instruction 0014 is privileged to monitor mode and is treated as a pass instruction if the monitor mode bit is not set.

•

INSTRUCTION 0014 (continued)

The 0014j0 instruction transmits the contents of register Sj to the Real-time Clock register. When the j designator is 0, the Real-time Clock register is set to 0.

The 001401 and 001402 instructions handle interprocessor interrupt requests. When the k designator is 1, the instruction sets the internal CPU interrupt request in another CPU. If the other CPU is not in monitor mode, the ICP (Interrupt from Internal CPU) flag sets in the F register, causing an interrupt. The request remains until cleared by the receiving CPU.

When the k designator is 2, the instruction clears the internal CPU interrupt request set by another CPU.

The 0014j3 instruction sets the cluster number to j to make the following cluster selections:

CLN = 0 No cluster; all shared register and semaphore operations are no-ops, (except SB, ST, or SM register reads, which return a 0 value to Ai or Si).

CLN = 1 Cluster 1

CLN = 2 Cluster 2

- CLN = 3 Cluster 3
- CLN = 4 Cluster 4
- CLN = 5 Cluster 5

Each of clusters 1, 2, 3, 4, and 5 has a separate set of SM, SB, and ST registers.

The 0014*j*4 instruction loads the low-order 32 bits from the S*j* register into the Interrupt Interval register (II) and the Interrupt Countdown counter (ICD). The Interrupt Countdown counter is a 32-bit counter that is decreased by one each clock period until the contents of the counter is equal to 0. At this time, the real-time clock (RTC) interrupt request is set. The counter is then set to the interval value held in the Interrupt Interval register and repeats the countdown to 0 cycle. When an RTC interrupt request is set, it remains set until a clear clock interrupt (CCI) instruction is executed.

The 001405 instruction clears an RTC interrupt.

The 001406 instruction enables RTC interrupts at a rate determined by the value in the Interrupt Interval (II) register.

The 001407 instruction disables RTC interrupts until an enable clock interrupt (ECI) instruction is executed.

| | 1 10 | 20 | 35 |
|--------|------|---------|----------------------------|
| 001400 | | | |
| 001420 | I RT | 152 | ; Set clock to |
| | | | ; low-order 32 |
| | | ł | ; bits |
| 001400 | RT | S0 | ; Set clock to (|
| 001401 | | 1 | ; Set |
| | i i | l | ; interprocesso |
| | i i | | ; interrupt |
| | i i | Ì | ; request |
| 001402 | | | : Clear |
| 001402 | | 1 | , interprocesso |
| | | 1 | interrunt |
| | | 1 | , incertupe |
| | | 1 | request |
| 001403 | CLN | 0 | |
| 001413 | CLN | 1 | |
| 001423 | CLN | 2 | |
| 001433 | CLN | 3 | 1 |
| 001434 | | S3 | ; Load the |
| | i i | | 1: low-order 32 |
| | i i | 1 | l: bits from (S3) |
| | i i | 1 | 1; to (II) |
| | | 1 | |
| 001405 | | 1 | ; Clear clock |
| | i i | Ì | ; interrupt |
| | i i | Ì | 1 |
| 001406 | ECI | 1 | <pre>[; Enable clock</pre> |
| | | 1 | ; interrupt |
| | 1 1 | 1 | 1 |
| 001407 | DCI | 1 | ; Disable clock |
| | | i | ; interrupt |

INSTRUCTION 0015⁺

| Result | Operand | Description | Machine Instruction |
|--------|---------|--------------------------------------|--------------------------------|
| | | Select performance monitor | 0015 <i>j</i> 0 |
| | | Set maintenance read mode | 001501 |
| | | Load diagnostic checkbyte with S1 | 001511 |
| | | Set maintenance write mode 1 | 001521 |
| | | Set maintenance write mode 2 | 001531 |

NOTE

The 0015 instructions are not supported by CAL at this time.

Instruction 0015j0 selects one of four groups of hardware related events to be monitored by the performance counters.

Instructions 001501 through 001531 check the operation of the modules concerned with SECDED and to verify error detection and correction.

Instructions 001501 and 001521 verify check bit memory storage. Instructions 001511 and 001531 verify error detection and correction.

+ CRAY X-MP Computer Systems only

| Result | Operand | Description | Machine Instruction |
|------------------|-----------------|---|--------------------------|
| VL VL† | Ak 1 | Transmit (Ak) to VL Enter 1 into VL | 00200 <i>k</i> 002000 |

† Special CAL syntax

Instruction 00200k and its special form (002000) enter the low-order 7 bits of the contents of register Ak into the VL register.

The contents of the VL register determines the number of operations performed by a vector instruction. Since a vector register has 64 elements, from 1 to 64 operations can be performed. The number of operations is (VL) modulo 64. When (VL) is 0, the number of operations performed is 64.

In this publication, a reference to register Vi implies operations involving the first n elements where n is the vector length unless a single element is explicitly noted as in the instructions Si Vj,Ak and Vi,Ak Sj.

Vector operations controlled by the contents of VL begin with element 0 of the vector registers and operate on consecutive elements.

Examples:

In the first example, if (A3)=6 then (VL)=6 following instruction execution and subsequent vector instructions operate on elements 0 through 5 of vector registers.

| Code generated | Locati | on Result | Operand | Comment |
|----------------|--------|-----------|---------|---------|
| 1 | 1 | 110 | 120 | 35 |
| | | 1 | 1 | |
| 002003 | I | VL | A3 | I |

INSTRUCTION 0020 (continued)

In the second example, since the k designator is assembled as 0, (VL)=1 and vector instructions operate on only one element, element 0.

| Code generated | Location Result | Operand | Comment |
|----------------|-----------------|---------|---------|
| | 1 10 | 20 | 35 |
|] | | | |
| 002000 | VL | 1 | I |

Lastly, if (A5)=0, then (VL)=64 and vector instructions operate on all 64 elements of the vectors.

| Code generated | Locat | tion Result | Operand | Comment |
|----------------|-------|-------------|---------|---------|
| I | 1 | 110 | 20 | 135 |
| 1 | | | 1 | 1 |
| 002005 | I | VL | A5 | 1 |

INSTRUCTIONS 0021 - 0027

| Result | Operand | Description | Machine Instruction |
|----------------------------|------------|---|------------------------|
| EFI | | Enable floating-point interrupt | 002100 |
| DFI | | Disable floating-point interrupt | 002200 |
| ERI† | | Enable interrupt on address range error | 002300 |
| DRI [†] | | Disable interrupt on address range error | 002400 |
| dbm† | | Disable bidirectional memory transfers | 002500 |
| EBM† | 1 | Enable bidirectional memory transfers | 002600 |
| CMR ⁺ | | Complete memory references | 002700 |

† CRAY X-MP Computer Systems only

The EFI and DFI instructions provide for setting and clearing the Floating-point Interrupt flag in the Mode register. These instructions do not check the previous state of the flag.

CAUTION

The operating system has status bits reflecting whether interrupts on floating-point range errors are enabled or disabled. Such software status bits need to be modified to agree with the Floating-point Mode flag.

The ERI and DRI instructions set and clear the Operand Range Mode flag in the Mode register. The two instructions do not check the previous state of the flag. When set, the Operand Range Mode flag enables interrupts on operand address range errors.

INSTRUCTIONS 0021 -0027 (continued)

The DBM and EBM instructions disable and enable the bidirectional memory mode. Block reads and writes can operate concurrently in bidirectional memory mode. If the bidirectional memory mode is disabled, only block reads can operate concurrently.

The CMR instruction assures completion of all memory references within a particular CPU issuing the instruction. This instruction does not issue until all memory references before this instruction are at the stage of execution where completion occurs in a fixed amount of time. For example, a load of any data that has been stored by the CPU issuing instruction CMR is assured of receiving the updated data if the load is issued after the CMR instruction. Synchronization of memory references between processors can be done by this instruction in conjunction with semaphore instructions.

| Code generated | Location Result | Operand | Comment | |
|----------------|-----------------|---------|---------|--|
| 1 | 1 10 | 20 | 35 | |
| 1 | | | | |
| 002300 | ERI | 1 | 1 | |
| 1 | | 1 | l | |
| 002400 | DRI | 1 | 1 | |
| 1 | 1 1 | 1 | 1 | |
| 002500 | DBM | 1 | 1 | |
| 1 | 1 1 | 1 | 1 | |
| 002600 | EBM | 1 | 1 | |
| 1 | | | | |
| 002700 | CMR | 1 | | |

| INSTRUCTIONS | 0030, | 0034, | 0036, | and | 0037 |
|--------------|-------|-------|-------|-----|------|
|--------------|-------|-------|-------|-----|------|

| Result | Operand | Description | Machine Instruction |
|------------------------------|----------|--|--------------------------------|
| ן עא | Sj | Transmit (Sj) to VM | 0030 <i>j</i> 0 |
| i vmt | 0 | Clear VM | 003000 |
| Smjk ^{††} | 1,TS | Test and set semaphore <i>jk,</i> O <u><</u> jk <u><</u> 31 (decimal) | 0034 <i>jk</i> |
| Smjk†† | 0 | Clear semaphore <i>jk,</i> 0 <u><</u> jk <u><</u> 31 (decimal) | 0036 <i>jk</i> |
| Smjk†† | | Set semaphore <i>jk,</i> 0 <u><</u> j <i>k</i> <31 (decimal) | 0037 <i>jk</i> |

Special CAL syntax

++ CRAY X-MP Computer Systems only

Instruction 0030j0 and its special form transmit the contents of register Sj to the VM register. The VM register is zeroed if the j designator is 0; the special form accommodates this case.

This instruction may be used in conjunction with the vector merge instructions where an operation is performed depending on the contents of the VM register.

Instruction 0034jk tests and sets the semaphore designated by jk. If the semaphore is set, issue is held until another CPU clears that semaphore. If the semaphore is clear, the instruction issues and sets the semaphore.

If all CPUs in a cluster are holding issue on a test and set, the DL flag is set in the Exchange Package (if it is not in monitor mode) and an exchange occurs. If an interrupt occurs while a test and set instruction is holding in the CIP register, the WS flag in the Exchange Package sets, CIP and NIP registers clear, and an exchange occurs with the P register pointing to the test and set instruction.

The SM register is 32 bits with SMO being the most significant bit.

The 0036 jk instruction clears the semaphore designated by jk.

Instruction 0037 jk sets the semaphore designated by jk.

INSTRUCTIONS 0030, 0034, 0036, and 0037 (continued)

| Example: |
|----------|
|----------|

| Code generated | Location | Result | Operand | Comment |
|----------------|----------|--------------|---------|---------------------|
| | 11 | 10 | 20 | 35 |
| 003040 | | VM | S4 | |
| 003000 | | VM | 0 | ; Clear VM |
| 003407 | | SM7 | 1,TS | |
| 003607 | | SM7 | 0 | |
| 003707 | | SM7 | 1 | |
| Result | Operand | Description | Machine Instruction |
|------------------|-------------------|-------------------|------------------------|
| EX | | Normal exit | 004000 |
| EX [†] | ехр | Normal exit | 004 <i>ijk</i> |

+ Special CAL syntax on CRAY-1 Computer Systems only

Instruction 004000 and its special form cause an exchange sequence. The contents of the instruction buffers are voided by the exchange sequence. If monitor mode is not in effect, the Normal Exit flag in the F register is set. All instructions issued before this instruction are run to completion.

When the results of previously issued instructions have arrived at the operating registers, an exchange occurs to the Exchange Package designated by the contents of the Exchange Address (XA) register. The program address stored in the executing Exchange Package is advanced 1 parcel from the address of the normal exit instruction. This instruction is used to issue a monitor request from a user program, or to transfer control from a monitor program to another program.

The expression in the operand field is optional and has no effect on instruction execution; the low-order 9 bits of the expression value are placed in the ijk fields of the instruction.

| Code generated | Loca | tion Result | Operand | Comment | |
|----------------|------|-------------|---------|---------|--|
| | 1 | 110 | 20 | 135 | |
| | | 1 | | 1 | |
| 004000 | 1 | EX | | | |
| 1 | 1 | I | I | 1 | |
| 004027 | 1 | EX | 27 | 1 | |

| Result | Operand | Description | Machine Instruction |
|------------------|-------------------|------------------------|--------------------------|
| | | Jump to (B <i>jk</i>) | |
| J | B <i>jk</i> | | 0050 <i>jk</i> |
| | | | |

The 0050jk unconditional branch instruction sets the P register to the parcel address specified by the contents of register Bjk. Execution continues at that address.

| Code generated | Locati | ion Result | Operand | Comment |
|----------------|--------|------------|-----------|-------------------|
| | 11 | 110 | 20 | 35 |
| | | 1 | | 1 |
| 005017 | 1 | J | B17 | 1 |
| 1 | 1 | 1 | I | 1 |
| 005003 | I | J | B.RTNADDR | RTNADDR=03 (octal |

| Result | Operand | Description | Machine Instruction |
|------------------|---------------|--------------------|---------------------------|
| J | exp | Jump to <i>exp</i> | 006 <i>ijkm</i> |

The 006ijkm unconditional branch instruction sets the P register to the parcel address specified by the low-order 24 bits of the expression. Execution continues at that address.

| Code generated | Location Result | Operand | Comment |
|----------------|-----------------|-------------|---------|
| | 1 10 | 20 | 35 |
| | | | |
| 006 00002124b+ | J | TAG1 | 1 |
| 1 | i I | 1 | I |
| 006 00001753a+ | J | LDY3+1 | l |
| 1 | I I | 1 | 1 |
| 006 00004533c+ | J | * +3 | 1 |

| | | Description | |
|-------------|---------|--|-----------------|
| Result | Operand | | Machine |
| | | | Instruction |
| R | exp | Return jump to <i>exp;</i> set BOO to (P)+2 | 007 <i>ijkm</i> |

Instruction 007*ijkm* sets register B00 to the address of the parcel following the instruction. The P register is then set to the parcel address specified by the low-order 24 bits of the expression. Execution continues at that address.

The purpose of the instruction is to provide a return linkage for subroutine calls. The subroutine is entered via a return jump. The subroutine returns to the caller at the instruction following the call by executing a branch to the contents of the B register containing the saved address.

| Code generated | Loca | tion Result | Operand | Comment | |
|----------------|------|---------------|---------|---------|---|
| | 1 | 110 | 20 | 35 | _ |
| 1 | | | | | |
| 007 00001142d+ | I | R | HELP | 1 | |

| Result | Operand | Description | Machine Instruction |
|---------------|---------------|---|----------------------------|
| JAZ | exp | Branch to <i>exp</i> if (AO)=O | 010 <i>ijkm</i> |
| JAN | exp | Branch to exp if (AO)≠O | 011 <i>ijkm</i> |
| JAP | l exp | Branch to exp if (AO) positive | 012 <i>ijk</i> m |
| JAM | exp | Branch to <i>exp</i> if (AO) negative | 013 <i>ijk</i> m |

NOTE

When executing the above instructions on CRAY X-MP/48, the high-order bit of i must be 0.

The above instructions test the contents of AO for the specified condition. If the condition is satisfied, the P register is set to the parcel address specified by the low-order 24 bits of the expression. Execution continues at that address.

If the condition is not satisfied, execution continues with the instruction following the branch instruction. For the JAP and JAM instructions, a 0 value in A0 is considered positive.

| Code generated | Location Result | Operand | Comment |
|---------------------|-----------------|-----------|---------|
| 1 | 1 10 | 20 | 35 |
| | 1 1 | 1 | 1 |
| 010 00002243d+ | JAZ | TAG3+2 | |
| | | | |
| 011 00004520a+ | | P.CON1 | |
| 012_00002221c+ | | TAG2 | |
| | | 1102 | |
| , 013 00002124b+ | JAM | TAG1 | |

INSTRUCTION 014 - 017

| Result | Operand | Description | Machine Instruction |
|-----------|-------------------|---------------------------------------|------------------------------------|
| JSZ | exp | Branch to <i>exp</i> if (SO)=O | 014 <i>ijkm</i> |
| JSN | exp | Branch to exp if (S0)≠0 | 015 <i>ijkm</i> |
| JSP | exp | Branch to exp if (S0) positive | 016 <i>ijkm</i> |
| JSM | exp | Branch to <i>exp</i> if (SO) negative | 017 <i>ijkm</i> |

NOTE

When executing the above instructions on CRAY X-MP/48, the high-order bit of i must be 0.

The above instructions test the contents of S0 for the specified condition. If the condition is satisfied, the P register is set to the parcel address specified by the low-order 24 bits of the expression. Execution continues at that address.

If the condition is not satisfied, execution continues with the instruction following the branch instruction. For the JSP and JSM instructions, a zero value in SO is considered positive.

| Code generated | Location Result | Operand | Comment |
|-------------------------|-----------------|-------------|---------|
| | 1 10 | 20 | 35 |
| 014 00002221c+ | JSZ | TAG2 | |
| 015 00002124d+ | JSN | TAG1+2 | |
| 016 00004533c+ | JSP | *+3 | |
| 017 00002367c+ | JSM | TAG4 | |

INSTRUCTION 01h

| Result | Operand | Description | Machine Instruction |
|---------------------------|------------------|--|---------------------------|
| Ah [†] | exp | Transmit <i>ijkm</i> to A <i>h;</i> where the high-order bit of <i>i</i> is 1 | 01 <i>hijkm</i> |

CRAY X-MP Computer Systems only. This instruction is available through the logical trait EMA specified on the CPU parameter of the CAL invocation statement, and CAL will then generate one of these instructions: 01h, 022, or 031.

Instruction 01h will not be generated if NOEMA is specified.

This instruction enters a 24-bit value into Ah that is composed of the low-order 24 bits of the ijkm field. The high-order bit of the ijkm field must be set to distinguish the 01h instruction from the 010 to 017 branches.

Example:

| Code generated | Location | Location Result | | Comment |
|-----------------------|--------------|-----------------|-------------|---------|
| | 1 | 10 | 20 | 35 |
| 0a 0114 00000200 | | A1 | 0'200 | |
| c 0174 00001001 | 1 | A7 | SYMBOL | 1 |
| | SYMBOL | = | 0'1001 | 1 |

INSTRUCTIONS 020 - 022

| | | Description | |
|--------------------|---------|----------------------------------|--|
| Result | Operand | | Machine |
| | | | Instruction |
| Ai† | exp | Enter <i>exp</i> into A <i>i</i> | 020 <i>ijkm</i> or 021 <i>ijkm</i> or 022 <i>ijk</i> |

† These instructions are available through the logical trait NOEMA specified on the CPU parameter of the CAL invocation statement, and CAL will generate one of these instructions: 020, 021, 022, 031.

Instructions 020 and 021 wil not be generated of EMA is specified.

The above instruction enters a quantity into A*i*. The syntax differs from most CAL symbolic instructions in that the assembler generates any of three Cray machine instructions depending on the form, value, and attributes of the expression.

The assembler generates an instruction 022ijk where the jk fields contain the 6-bit value of the expression if all of the following conditions are true:

- The value of the expression is positive and less than 64
- All symbols (if any) are previously defined within the expression
- The expression has a relative attribute of absolute

If any of the conditions are not true, the assembler generates either the 2-parcel instruction 020*ijkm* or 021*ijkm*. If the expression has a positive value, or has a relative attribute of either relocatable or external, instruction 020*ijkm* is generated with the value entered in the 22-bit *jkm* field. If the expression value is negative and has a relative attribute of absolute, instruction 021*ijkm* is generated with the ones complement of the expression value entered into the 22-bit *jkm* field except where the *exp* value is explicitly "-1".

| Code generated | Locati | on Result | Operand | Comment |
|------------------------|--------|--------------|------------------|---------------------------|
| | 11 | 10 | 20 | 135 |
| 022310 | | A3 | 0'10 | |
| 0212 00000010 | | A2 | #0'10 | |
| 1 | AREG | = | 2 | |
| 0212 00000007 | Ì | A. AREG | -0'10 | |
| 0202 00000130 | | A2 | 0'130 | |
| 0203 00000021 | | A3 | VAL+1 | ; VAL=20 (octal) |
| 0204 01777777 | | A4 | 0'1777777 | |
| 0205 00051531 | | A5 | A'SY'R | |
| 0226 00000000 | | A6 | #MINUS1 | ; MINUS1=-1 |
| 1 | | EXT | | |
| 0204 17777777 | i | A4 | X-1 | ; 020 <i>ijkm</i> used if |
| | İ | Ì | 1 | ; expression is |
| 1 | ł | 1 | ł | ; external |

| Result | Operand | Description | Machine Instruction |
|------------------|----------------------|-----------------------------|---------------------------|
| Ai | S <i>j</i> | Transmit (Sj) to Ai | 023 <i>ij</i> 0 |
| A <i>i</i> † | VL | Transmit (VL) to A <i>i</i> | 023 <i>i</i> 01 |

† CRAY X-MP Computer Systems only

Instruction 023ij0 transmits the low-order 24 bits of the contents of register Sj to register Ai. Ai is zeroed if the j designator is 0.

Instruction 023i01 enters the contents of the VL register into Ai.

| Code generated | Location Result | Operand | Comment | |
|----------------|-----------------|---------|---------|--|
| | 1 10 | 20 | 35 | |
| 1 | | 1 | 1 | |
| 023420 | A4 | S2 | 1 | |
| 1 | | 1 | 1 | |
| 1 | 1 1 | | 1 | |
| 023201 | A2 | VL | 1 | |

INSTRUCTIONS 024 - 025

| Result | Operand | Description | Machine Instruction |
|-----------|-----------|--|-----------------------------------|
| Ai Bjk | Bjk Ai | Transmit (Bjk) to Ai Transmit (Ai) to Bjk | 024ijk 025ijk |

Instruction 024ijk enters the contents of register Bjk into register Ai. Instruction 025ijk enters the contents of register Ai into register Bjk.

| Code generated | Locatio | n Result | Operand | Comment |
|----------------|---------|----------|---------|--------------------|
| 1 | 11 | 10 | 20 | 35 |
| | ł | 1 | I | I |
| 024517 | | A5 | B17 | 1 |
| | | | | |
| 1 | SVNIN | = | | I |
| 024517 | | A5 | B.SVNTN | |
| | | 1 | | 1 |
| 025634 | 1 | B34 | A6 | I |
| 1 | 1 | 1 | 1 | |
| 025634 | 1 | B.THRTY4 | A6 | ; THRTY4=34 (octal |

| | 1 |
|--|--|
| Population count of (Sj) to Ai | 026 <i>ij</i> 0 |
| Population count parity of (Sj) to A <i>i</i> | 026 <i>ij</i> 1 |
| Transfer (SBj) to Ai | 026 <i>ij</i> 7 |
| | Population count of (Sj) to Ai Population count parity of (Sj) to Ai Transfer (SBj) to Ai |

†† CRAY X-MP Computer Systems only

Instruction 026ij0 counts the number of 1 bits in the contents of Sj and enters the result into Ai. Ai is zeroed if the j designator is 0.

Instruction 026ij1 enters a 0 in Ai if Sj has an even number of 1 bits in Sj and enters a 1 in Sj if it has an odd number of 1 bits.

These two instructions execute in the Scalar Leading Zero/Population Count functional unit.

Instruction 026ij7 transfers the contents of the SBj register shared between the CPUs to Ai.

| Code generated | Location Resu | lt Operand | Comment |
|----------------------|---------------|--------------|--|
| | 1 10 | 20 | 35 |
| 026720 | A7 | PS2 | ; Pop count of ; S2 to A7 |
| 026271 | A2 | QS7 | ; Pop count ; parity of ; S7 to A2 |
| 026007 | A0 | SB0 | |
| 026017 | A0 | SB1 | Ì |

| Result | Operand | Description | Machine Instruction |
|---|----------------------------|---|-------------------------|
| Ai SBj [†] | ZSj Ai | Leading zero count of (Sj) to Ai Transfer (Ai) to SBj | 027ij0 027ij7 |

+ CRAY X-MP Computer Systems only

Instruction 027*ij*0 counts the number of leading zeros in the contents of S*j* and enters the result into A*i*. A*i* is set to 64 if the *j* designator is 0, or if the S*j* register contains 0.

This instruction executes in the Scalar Leading Zero/Population Count functional unit.

Instruction 027ij7 transfers the contents of register Ai into register SBj, which is shared between the CPUs in the current cluster.

| Code generated | Location Result | | Operand | Comment |
|----------------|-----------------|-----|---------|---------|
| | 11 | 110 | 20 | 35 |
| | l | 1 | 1 | 1 |
| 027130 | I | A1 | ZS3 | I |
| | ļ | I | I | 1 |
| 027007 | l | SB0 | A0 | I |
| | 1 | l | 1 | 1 |
| 027107 | ł | SBO | A1 | 1 |

| INSTRUCTIONS | 030 - | 031 |
|--------------|-------|-----|
|--------------|-------|-----|

| Result | Operand | Description | Machine Instruction |
|------------------------|-------------------------|---|------------------------------|
| A <i>i</i> | Aj+A k | Integer sum of (Aj) and (Ak) to Ai | 030 <i>ijk</i> |
| Ait | A <i>j</i> +1 | Integer sum of (Aj) and 1 to Ai | 030 <i>ij</i> 0 |
| A <i>i</i> † | Ak | Transmit (Ak) to Ai | 030 <i>i</i> 0k |
| A <i>i</i> | A <i>j-Ak</i> | Integer difference of (Aj) less (Ak) to Ai | 031 <i>ijk</i> |
| A <i>i</i> † | A <i>j</i> -1 | Integer difference of (Aj) less 1 to Ai | 031 <i>ij</i> 0 |
| A <i>i</i> † | -A k | Transmit negative of (Ak) to Ai | 031 <i>i</i> 0 <i>k</i> |
| A <i>i</i> † | -1 | Enter -1 into A <i>i</i> | 031 <i>i</i> 00 |

+ Special CAL syntax

Instruction 030ijk and its special form (030ij0) add the contents of register Aj to the contents of register Ak and enter the result into register Ai. Ak is transmitted to Ai when the j designator is 0 and the k designator is nonzero. The value 1 is transmitted to Ai when the j and k designators are both 0. (Aj)+1 is transmitted to Ai when the j designator is 0. The assembler allows an alternate form of the instruction when the k designator is 0.

The instruction executes in the Address Integer Add functional unit.

Instruction 03010k enters the contents of register Ak into register Ai. The value 1 is entered if the k designator is 0.

The instruction 030*i*0*k* executes in the Address Integer Add functional unit.

INSTRUCTIONS 030 - 031 (continued)

Instruction 031ijk and its special form (031ij0) subtract the contents of register Ak from the contents of register Aj and enter the result into register Ai. The negative of Ak is transmitted to Ai when the j designator is 0 and the k designator is nonzero. A -1 is transmitted to Ai when the j and k designators are both 0. (Aj)-1 is transmitted to Ai when the j designator is nonzero and the k designator is 0.

The instruction 031ijk executes in the Address Integer Add functional unit.

The special form represents the case where (Ak)=1 if k=0.

Instruction 031*i*0*k* enters the negative (twos complement) of the contents of register Ak into register Ai. The value -1 is entered into Ai if the *k* designator is 0.

The instruction 031i0k executes in the Address Integer Add functional unit.

Instruction 031i00 is generated in place of instruction 020ijkm if the operand is explicitly -1.

This instruction executes in the Address Add functional unit.

| Code generated | Location | Result | Operand | Comment |
|--------------------|----------|------------|-----------|---------|
| 1 | 11 | 10 | 20 | 35 |
| | | | | |
| 030123 | 1 | A1 | A2+A3 | I |
| | ļ | | | |
| 030102 | | Al | A2 | |
| I 1 0 3 0 2 3 0 | 1 | 1 A 2 | λ3+1 | |
| | l | | | |
| 030602 | i | A6 | A2 | 1 |
| 1 | I | l | l l | I |
| 031456 | l | A4 | A5-A6 | |
| 021102 | 1 | | | |
| | 1 | | -A2 | |
| 031450 | 1 | A4 | A5-A1 | |
| | Ì | 1 | Ì | Ì |
| 031703 | I S | A7 | -A3 | I |
| l | l | l | | ł |
| 031300 | | A3 | -1 | l l |

| Result | Operand | Description | Machine Instruction |
|------------------|-------------------|---|------------------------|
| Ai | Aj*Ak | Integer product of (Aj) and (Ak) to Ai | 032 <i>ijk</i> |

Instruction 032*ijk* forms the integer product of the contents of register Aj and register Ak and enters the low-order 24 bits of the result into Ai. Ai is cleared when the *j* designator is 0. Aj is transmitted to Ai when the *k* designator is 0 and the *j* designator is nonzero.

The instruction executes in the Address Integer Multiply functional unit. There is no overflow detection.

| Code generated | Locat | ion Result | Operand | Comment |
|----------------|-------|------------|---------|---------|
| | 1 | 10 | 20 | 35 |
| 1 | 1 | 1 | | 1 |
| 032712 | 1. | A7 | A1*A2 | 1 |

| Result | Operand | Description | Machine Instruction |
|--------|---------|---|------------------------|
| Ai | CI | Channel number of highest priority interrupt request to A <i>i</i> | 033 <i>i</i> 00 |
| Aİ | CA,Aj | Address of channel (Aj) to Ai (j≠0) | 033 <i>ij</i> 0 |
| Aİ | CE,Aj | Error flag of channel (Aj) to Ai | 033 <i>ij</i> 1 |

Instruction 033*i*00 enters the channel number of the highest priority interrupt request into A*i*.

Instruction 033ij0 enters the contents of the Current Address (CA) register for the channel specified by the contents of Aj into register Ai.

Instruction 033ij1 enters the error flag for the channel specified by the contents of Aj into the low-order 7 bits of Ai. The high-order bits of Ai are cleared. The error flag can be cleared only in monitor mode using the CI,Aj instruction, or the CRAY X-MP instruction MC,Aj.

| Code generated | Locatio | onResult | Operand | Comment |
|----------------|---------|-----------|---------|---------|
| | 11 | 110 | 20 | 35 |
| 1 | | - | 1 | |
| 033100 | l | A1 | CI | t |
| I | I | 1 | ł | 1 |
| 1 | ł | l l | I | l |
| 033230 | 1 | A2 | CA,A3 | I |
| 1 | 1 | ł | | |
| 1 | 1 | l | | l |
| 033341 | 1 | A3 | CE,A4 | |

INSTRUCTIONS 034 - 037

| Result | Operand | Description | Machine Instruction |
|----------------------------|---------|--|--------------------------|
| Bjk,Ai | ,A0 | Read (A <i>i</i>) words starting at B <i>jk</i> from memory starting at (A0) | 034 <i>ijk</i> |
| Bjk,Ai† | 0,A0 | Read (A <i>i</i>) words starting at B <i>jk</i> from memory starting at (AO) | 034 <i>ijk</i> |
| 0A, | Bjk,Ai | Store (A <i>i</i>) words starting at B <i>jk</i> to memory starting at (A0) | 035 <i>ijk</i> |
| 0,A0† | Bjk,Ai | Store (A <i>i</i>) words starting at B <i>jk</i> to memory starting at (A0) | 035 <i>ijk</i> |
| T <i>jk,</i> Ai | ,A0 | Read (A <i>i</i>) words starting at T <i>jk</i> from memory starting at (AO) | 036 <i>ijk</i> |
| T <i>jk,</i> Ai† | 0,A0 | Read (A <i>i</i>) words starting at T <i>jk</i> from memory starting at (AO) | 036 <i>ijk</i> |
| ,A0 | Tjk,Ai | Store (Ai) words starting at Tjk to memory starting at (A0) | 037 <i>ijk</i> |
| 0,20† | Tjk,Ai | Store (A <i>i</i>) words starting at T <i>jk</i> to memory starting at (A0) | 037 <i>ijk</i> |

f Special CAL syntax

Instruction 034ijk and its special form are used to transfer words from memory directly into B registers. A0 contains the address of the first word of memory to be transferred. The jk designator specifies the first B register to be used in the transfer. The low-order 24 bits of consecutive words of memory are loaded into consecutive B registers.

Processing of B registers is circular. B00 is loaded after B77 if the count specified in A*i* is not exhausted after B77 is loaded. The low-order 7 bits of the contents of A*i* specify the number of words transmitted. Wraparound occurs if the low-order 7-bits of (A*i*) are greater than 64.

If (Ai)=0, no words are transferred. Note also that if i=0, (AO) is used for the block length as well as the starting memory address. The CAL assembler issues a warning message in this case.

INSTRUCTIONS 034 - 037 (continued)

Instruction 035ijk and its special form are used to store words from B registers directly into memory. A0 contains the address of the first word of memory to receive data. The jk designator specifies the first B register to be used in the transfer. Subsequent B register contents are stored in consecutive words of memory.

Processing of B registers is circular. B00 is processed after B77 if the count specified in A*i* is not exhausted after B77 is processed. The low-order 7 bits of the contents of A*i* specify the number of words transmitted. Wraparound occurs if the low-order 7-bits of A*i* are greater than 64.

If (Ai)=0, no words are transferred. Note also that if i=0, (A0) is used for the block length as well as the starting memory address. The CAL assembler issues a warning message in this case.

Instruction 036ijk and its special form are used to transfer words from memory directly into T registers. A0 contains the address of the first word of memory to be transferred. The jk designator specifies the first T register to be used in the transfer. The loading of T registers is circular. T00 is loaded after T77 if the count specified in Ai is not exhausted after T77 is loaded. The low-order 7 bits of the contents of Ai specify the number of words transmitted. Wraparound occurs if the low-order 7-bits of Ai are greater than 64.

If (Ai)=0, no words are transferred. If i=0, (A0) is used for the block length and the starting memory address. The CAL assembler issues a warning message in this case.

Instruction 037ijk and its special form are used to store words from T registers directly into memory. A0 contains the address of the first word of memory to receive data. The jk designator specifies the first T register to be used in the transfer. Subsequent T register contents are stored in consecutive words of memory. Processing of T registers is circular. T00 is processed after T77 if the count specified in Ai is not exhausted after T77 is processed. The low-order 7 bits of the contents of register Ai specify the number of words transmitted. Wraparound occurs if the low-order 7-bits of Ai are greater than 64.

If (Ai)=0, no words are transferred. Note also that if i=0, (A0) is used for the block length as well as the starting memory address, and CAL issues a warning message.

| Code generated | Location | Result | Operand | Comment |
|----------------|---------------|-------------------------|--------------|---------|
| | 1 | 10 | 20 | 135 |
| | l | 1 | l | |
| 034407 | I | B7,A4 | , AO | 1 |
| | | ł | 1 | 1 |
| | BB | = | 0'22 | I |
| | FWAR | = | 5 | |
| 034522 | | B.BB, A.FWAR | 0,A0 | |
| | | | | |
| | | | | |
| 035522 | | , A0 | B22,A5 | 1 |
| | | 1 | | |
| | BB | [= | 10.22 | |
| 225522 | FWAR | = | | |
| 035522 | | 0,A0 | B.BB, A.FWAR | |
| | | 1 | 1 | |
| 026407 | 1 | ጥ7 እለ | 1 | |
| 020407 | 1 | 1/,A4 | ,AU | |
| | t دلیملہ ا | 1 _ | ו וחיזי | |
| | FWAR | - - | 10 22 | l l |
| 036522 | | ፲ - ጥ. ጥጥ. አ. ፑሠአጽ | 10.20 | 1 1 |
| 000011 | 1 | | | |
| | | 1 | 1 | |
| 37522 | | 1 . A0 | T22.A5 | |
| | 1 | | | |
| | TT | = | 0'22 | i |
| | FWAR | = | 15 | |
| 037522 | i | 0,A0 | T.TT, A.FWAR | |
| | • | | | • |

INSTRUCTIONS 040 - 041

| Result | Operand | Description | Machine Instruction |
|--------|-------------------|--------------------------|--------------------------|
| | | Enter <i>exp</i> into Si | |
| Si | exp | | 040 <i>ijkm</i> or |
| | | | 041 <i>ijkm</i> |

The above instruction enters a quantity into Si. Either the 2-parcel 040ijkm instruction or the 2-parcel 041ijkm instruction is generated, depending on the value of the expression.

If the expression has a positive value or a relative attribute of either relocatable or external, instruction 040ijkm is generated with the 22-bit jkm field containing the expression value. If the expression has a negative value and a relative attribute of absolute, instruction 041ijkm is generated with the 22-bit jkm field containing the ones complement of the expression value.

Refer to the 042-043 instructions for additional information on Si exp instructions.

| Code generated | Locati | on Result | Operand | Comment |
|----------------|--------|------------|-------------------|----------------------------|
| | 11 | 10 | 20 | 35 |
| 0402 00000130 | | 52 | 0'130 | |
| | SREG | | 3 | |
| 0403 00000021 | 1 | | VAL+1 | ; VAL=20 (octal |
| 0404 01777777 | | S4 | 0'1777777 | |
| 0405 00051531 | i i | S 5 | A'SY'R 2 | 1 |
| 0406 00000000 | | 56 | #MINUS1 | ; MINUS1=-1 |
| 0413 00000002 | | 53 | #2 | |
| 0414 01777776 | | S4 | -0'1777777 | |
| 0414 00000003 | | 54 | #VAL2 | ; VAL2=3 |
| | 1 | EXT | 1 X | 1 |
| 0401 17777777 | I | S1 | X-1 | ; 040ijkm used |
| | | l | | <pre>; if expression</pre> |
| l | 1 | I | I | ; is external |

INSTRUCTIONS 042 -043

| Result | Operand | Description | Machine Instruction |
|------------------|---|--|--------------------------|
| Si | <exp </exp | Form ones mask in S <i>i</i> from right | 042 <i>ijk</i> |
| S <i>i</i> † | #>ехр | Form zeros mask in S <i>i</i> from left | 042 <i>ijk</i> |
| si† | 1 | Enter 1 into S <i>i</i> | 042177 |
| si† | -1 | Enter -1 into Si | 042 <i>i</i> 00 |
| si† | 0 | Clear S <i>i</i> | 043100 |
| Si | >exp | Form ones mask in S <i>i</i> from left | 043 <i>ijk</i> |
| s <i>i</i> † | # <exp< td=""><td>Form zeros mask in S<i>i</i> from right</td><td>043<i>ijk</i></td></exp<> | Form zeros mask in S <i>i</i> from right | 043 <i>ijk</i> |

* Special CAL syntax

Instruction 042ijk generates a mask of ones from the right. The assembler evaluates the expression to determine the mask length.

In the first instruction, the mask length is the value of the expression. In the second instruction, the mask length is 64 minus the expression value. The mask length must be a positive integer not exceeding 64; 64 minus the mask length is inserted into the jk fields of the instruction. If the value of the expression is 0 for the first instruction or 64 for the second instruction, the assembler generates instruction 043*i*00.

Instruction 042ijk executes in the Scalar Logical functional unit.

Instructions 042*i*77, 042*i*00, and 043*i*00 are initially recognized by the assembler as the symbolic instruction S*i* exp. The assembler then checks the expression to see if it has one of these three forms. If it finds one of the forms in the exact syntax shown, it generates the corresponding Cray machine instruction. If none of these forms is found, instruction 040*ijkm* or 041*ijkm* is generated. These special forms allow more efficient instructions for entering often used values into S1.

Instructions 043*i*00, 042*i*77, and 042*i*00 execute in the Scalar Logical functional unit.

Instruction 043ijk generates a mask of ones from the left. The assembler evaluates the expression to determine the mask length.

In instruction 043ijk, the mask length is the value of the expression. In the special syntax form, the mask length is 64 minus the expression value. The mask length must be a positive integer not exceeding 64 and is inserted into the jk fields of the instruction. If the expression value is 64 for the first instruction or 0 for the second instruction, the assembler generates instruction 042*i*00.

Instruction 043ijk executes in the Scalar Logical functional unit.

| Code generated | Location | Result | Operand | Comment |
|----------------|------------|--------------|---------------------------------|--------------------|
| | 11 | 10 | 20 | 35 |
| 042200 | | S2 | -1 | |
| 042273 | | S2 | <5 | 1 1 1 |
| 042273 | 1 | S2 | #>0'73 | 1 |
| 042366 | 1 | S3 | <d'10< td=""><td>1</td></d'10<> | 1 |
| 042400 | 1 | S4 | <0 . 100 | |
| 043500 | 1 | 55 | < 0 | 1 |
| 043600 | | S6 | 0 | ; Clear S6 |
| 042677 | 1 | S6 | 1 | ; Set S6 to 1 |
| 043205 | 1 | S2 | >5 | |
| 043205 | | S2 | #<0'73 | 1 |
| 043500 | 1 | S 5 | < 0 | 1 |

INSTRUCTIONS 044 - 051

| Result | Operand | Description | Machine Instruction |
|--------------|-------------------|--|------------------------|
| Si | Sj&Sk | Logical product of (Sj) and (Sk) to S <i>i</i> | 044 <i>ijk</i> |
| S <i>i</i> † | Sj&SB | Sign bit of (Sj) to Si | 044 <i>ij</i> 0 |
| s <i>i</i> † | SB&Sj | Sign bit of (Sj) to Si; j≠0 | 044 <i>ij</i> 0 |
| Si | #Sk&Sj | Logical product of (Sj) and #(Sk) to Si | 045 <i>ijk</i> |
| si† | #SB&Sj | (Sj) with sign bit cleared to Si | 045 <i>ij</i> 0 |
| Si | Sj∖Sk | Logical difference of (Sj) and (Sk) to Si | 046 <i>ijk</i> |
| s <i>i</i> † | S <i>j</i> ∖SB | Enter (Sj) into Si with sign bit toggled | 046 <i>ij</i> 0 |
| s <i>i</i> † | SB∖Sj | Enter (Sj) into Si with sign bit toggled; $j \neq 0$ | 046 <i>ij</i> 0 |
| Si | #Sj∖Sk | Logical equivalence of (Sj) and (Sk) to Si | 047 <i>ijk</i> |
| si† | #Sj\SB | Logical equivalence of (Sj) and sign bit to Si | 047 <i>ij</i> 0 |
| si† | #SB∖S <i>j</i> | Logical equivalence of sign bit and (Sj) to Si; j≠0 | 047 <i>ij</i> 0 |

Special CAL syntax

NOTE

When the above instructions execute on a CRAY X-MP, SB with no register designator is the sign bit, not Shared Address register.

| Result | Operand | Description | Machine Instruction |
|------------------------|---------------------|---|---------------------------|
| si† | #Sk | Transmit ones complement of (Sk) to Si | 047i0k |
| S <i>i</i> † | #SB | Enter ones complement of sign bit in S <i>i</i> | 047 <i>i</i> 00 |
| Si | Sj!Si&Sk | Scalar merge of (Si) and (Sj) to Si | 050 <i>ijk</i> |
| s <i>i</i> † | Sj!Si&SB | Scalar merge of (Si) and sign bit of (Sj) to Si | 050 <i>ij</i> 0 |
| Si | | Logical sum of (Sj) and (S k) to S <i>i</i> | 051 <i>ijk</i> |
| s <i>i</i> † | | Logical sum of (Sj) and sign bit to S <i>i</i> | 051 <i>ij</i> 0 |
| S <i>i</i> † | SB!Sj | Logical sum of sign bit and (Sj) to S <i>i; j±</i> 0 | 051 <i>ij</i> 0 |
| si† | Sk | Transmit (Sk) to Si | 051 <i>i</i> 0 <i>k</i> |
| s <i>i</i> † | SB | Enter sign bit into Si | 051 <i>i</i> 00 |

INSTRUCTIONS 044 - 051 (continued)

† Special CAL syntax

NOTE

When the above instructions execute on a CRAY X-MP, SB with no register designator is the sign bit, not Shared Address register.

Instruction 044ijk forms the logical product of the contents of Sj and Sk and enters the result into Si. If the j and k designators have the same nonzero value, the contents of Sj is transmitted to Si. INSTRUCTIONS 044 - 051 (continued)

If the j designator is 0, register Si is zeroed. If the j designator is nonzero and the k designator is 0, the sign bit of the contents of Sj is extracted. The two special forms of the instruction accommodate this case. The two forms perform identical functions, but j must not be equal to 0 in the second form. If j is equal to 0, an assembly error results.

Instruction 045ijk forms the logical product of the contents of Sj and the ones complement of the contents of Sk and enters the result into Si. If the j and k designators have the same value or if the j designator is 0, register Si is zeroed.

If the j designator is nonzero and the k designator is 0, the contents of Sj with the sign bit cleared is transmitted to Si. The special syntax form accommodates this case.

Instruction 046*ijk* forms the logical difference of the contents of S*j* and the contents of S*k* and enters the result into S*i*. If the *j* and *k* designators have the same nonzero value, S*i* is zeroed.

If the j designator is 0 and the k designator is nonzero, the contents of Sk is transmitted to Si. If the j designator is nonzero and the k designator is 0, the sign bit of the contents of Sj is complemented and the result is transmitted to Si. The two special syntax forms provide for this case. The two forms perform identical functions; however, in the second form, j must not equal 0. If j equals 0, an assembly error results.

Instruction 047ijk forms the logical equivalence of the contents of Sj and the contents of Sk and enters the result into Si. Bits of Si are set to 1 when the corresponding bits of the contents of Sj and the contents of Sk are both 1 or both 0.

If the j and k designators have the same nonzero value, the contents of Si is set to all ones. If the j designator is 0 and the kdesignator is nonzero, the ones complement of the contents of Sk is transmitted to Si. If the j designator is nonzero and the kdesignator is 0, all bits other than the sign bit of the contents of Sjare complemented and the result is transmitted to Si.

The two special forms of the instruction accommodate this case. The two forms perform identical functions; however, in the second form, j must not equal 0. If j equals 0, an error results.

Instruction 047*i*0k forms the ones complement of the contents of register Sk and enters the value into Si. The complement of the sign bit is entered into Si if the k designator is 0.

Instruction 047100 clears the sign bit and sets all other bits.

Instructions 050ijk and 050ij0 merge the contents of Sj with the contents of Si depending on the ones mask in Sk.

The result is defined by (Sj&Sk)!(Si&#Sk) as in the following example:

(Sk) = 11110000(Si) = 11001100(Sj) = 10101010(Si) = 10101100

This instruction is intended for merging portions of 64-bit words into a composite word. Si bits are cleared when the corresponding Sk bits are 1 if the j designator is 0 and the k designator is nonzero. The sign bit of Sj replaces the sign bit of Si if the j designator is nonzero and the k designator is 0 as provided for by the special syntax form of the instruction. The sign bit of Si is cleared if the j and k designators are both 0.

Instruction 051ijk forms the logical sum of the contents of Sj and the contents of Sk and enters the result into Si. If the j and k designators have the same nonzero value, the contents of Sj are transmitted to Si. If the j designator is 0 and the k designator is nonzero, the contents of Sk are transmitted to Si.

If the j designator is nonzero and the k designator is 0, the contents of Sj with the sign bit set to 1 are transmitted to Si. The two special syntax forms provide for this case. If the j and k designators are both 0, a ones mask consisting of only the sign bit is entered into Si.

The two special forms perform an identical function but in the second form $j \neq 0$; if j=0, an assembly error results.

Instruction 051i0k enters the contents of register Sk into register Si. The sign bit is set to 1 in Si if the k designator is 0.

Instruction 051i00 can be used to set the sign bit of Si and zero all other bits.

Instructions 044ijk through 051 execute in the Scalar Logical functional unit.

| Example: |
|----------|
|----------|

| Code generated | Location Result | Operand | Comment |
|----------------|-----------------|----------------------|--|
| | 1 10 | 20 | 35 |
| 044235 | | S3&S5 | |
| 044655 | | 55&S5 | ; S5 to S6 |
| 044160 | S1 | S6&SB | ; Get sign of S |
| 044160 | S1 | SB&S6 | ; Get sign of S |
| 045271 | S2 | #S1&S7 | |
| 045430 | S4 | #SB&S3 | ; Clear sign bit ; of S3 and ; enter into S4 |
| 045506 | S5 | #S6&S0 | ; Clear S5 |
| 045670 | S6 | #SB&S7 | ; Clear sign bit |
| 046123 | 51 | S2\S3 | |
| 046455 | S4 | \$5\\$5 | ; Clear S4 |
| 046506 | S5 | S0\S6 | ; S6 to S5 |
| 046770 | S7 | S7∖SB | ; Toggle sign ; bit |
| 047345 | \$3 | #S4\S5 | |
| 047260 | S2 | #S6\SB | |
| 047260 | S2 | #SB\S6 | |
| 047203 | S2 | #S3 | |
| 047200 | S2 | #SB | |
| 050123 | | S2!S1&S3 | |
| 050760 | S7 | S6!S7&S0 | |

INSTRUCTIONS 044 - 051 (continued)

Example (continued):

| Code generated | Locat | ion Result | Operand | Comment |
|----------------|-------|-------------|-----------------|---------|
| | 11 | 10 | 20 | [35 |
| 051472 | | S4 | \$7 ! \$2 | 1 |
| 051366 | 1 | 53 | 56!56 | |
| 051710 | | 57 | SB!S1 | |
| 051701 | 1 | S7 | S1 | |
| | I | = | 1 | ł |
| 051100 | 1 | S.I | SB | 1 |

| Result | Operand | Description | Machine Instruction |
|------------------|---|--|------------------------|
| S0 | Si <exp< td=""><td>Shift (S<i>i</i>) left <i>exp</i> places to SO</td><td>052<i>ijk</i></td></exp<> | Shift (S <i>i</i>) left <i>exp</i> places to SO | 052 <i>ijk</i> |
| S0 | Si>exp | Shift (S <i>i</i>) right <i>exp</i> places to SO | 053 <i>ijk</i> |
| Si | Si <exp< td=""><td>Shift (Si) left exp places to Si</td><td>054<i>ijk</i></td></exp<> | Shift (Si) left exp places to Si | 054 <i>ijk</i> |
| Si | Si>exp | Shift (Si) right exp places to Si | 055 <i>ijk</i> |

Instruction 052ijk shifts the contents of Si to the left by the amount specified by the expression and enters the result into S0. The shift count must be a positive integer value not exceeding 64. The shift is end off with zero fill. If the shift count is 64, instruction 053000 is generated and S0 is zeroed.

Instruction 053ijk shifts the contents of Si to the right by the amount specified by the expression and enters the result into SO. The shift count must be a positive integer value not exceeding 64. The assembler stores 64 minus the shift count in the jk field of the instruction. The shift is end off with zero fill. If the shift count is 0, instruction 052000 is generated and the contents of SO is not altered.

Instruction 054ijk shifts the contents of Si to the left by the amount specified by the expression and enters the result into Si. The shift count must be a positive integer value not exceeding 64. The shift is end off with zero fill. If the shift count is 64, instruction 055i00 is generated and Si is zeroed.

Instruction 055ijk shifts the contents of Si to the right by the amount specified by the expression and enters the result into Si. The shift count must be a positive integer value not exceeding 64. The assembler stores 64 minus the shift count in the jk field of the instruction. If the shift count is 0, instruction 054i00 is generated and the contents of Si is not altered. The shift is end off with zero fill.

Instructions 052*ijk*, 053*ijk*, 054*ijk*, and 055*ijk* execute in the Scalar Shift functional unit.

INSTRUCTIONS 052 - 055 (continued)

| Example: | |
|----------|--|
|----------|--|

| Code generated | Location Result | Operand | Comment |
|----------------|-----------------|--------------------------------------|---------|
| 1 | 1 10 | 20 | 35 |
| | | | 1 |
| 052305 | \$0 | S3<5 | |
| | | | |
| 052724 | | S/(VAL+4 | |
| 1053373 | | 183>5 | |
| | | | |
| 053066 | SO | S0>D'10 | l |
| 1 | | | |
| 053754 | SO | S7>VAL+4 | 1 |
| 1052100 | | 1 | |
| 1002200 | | | |
| 054703 | \$7 | S7<3 | I |
| 1 | 1 1 | 1 | 1 |
| 054622 | \$6 | S6 <val+2< td=""><td>4</td></val+2<> | 4 |
| 055775 | | 187.2 | |
| 1000770 | | 10/30 | |
| 055656 | | S6>VAL+2 | |

| Result | Operand | Description | Machine Instruction |
|------------------------|--|---|---------------------------|
| Si | Si,Sj <ak </ak | Left shift by (Ak) of (Si) and (Sj) to Si | 056 <i>ijk</i> |
| S <i>i</i> † | Si,Sj<1 | Left shift by 1 of (S <i>i</i>) and (S <i>j</i>) to S <i>i</i> | 056 <i>ij</i> 0 |
| si† | Si <ak< td=""><td>Left shift by (Ak) of (Si) to Si</td><td>056<i>i</i>0<i>k</i></td></ak<> | Left shift by (Ak) of (Si) to Si | 056 <i>i</i> 0 <i>k</i> |
| Si | Sj,Si>Ak | Right shift by (Ak) of (Sj) and (Si) to Si | 057 <i>ijk</i> |
| Si† | Sj,Si>1 | Right shift by 1 of (Sj) and (Si)to Si | 057 <i>ij</i> 0 |
| s <i>i</i> † | Si>Ak | Right shift by (Ak) of (Si) to Si | 057 <i>i</i> 0k |

† Special CAL syntax

Instruction 056ijk and its special forms produce a 128-bit quantity by concatenating the contents of Si and the contents of Sj, shifting the resulting value to the left by an amount specified by the low-order bits of Ak and entering the high-order bits of the result into Si. The shift is end off with zero fill.

Replacing the Ak reference with 1 is the same as setting the k designator to 0; a reference to AO provides a shift count of 1. Omitting the Sj reference is the same as setting the j designator to 0; the contents of Si are concatenated with a word of zeros.

Si is cleared if the shift count exceeds 127. The shift is a left circular shift of the contents of Si if the shift count does not exceed 64 and the i and j designators are equal and nonzero. The instruction produces the same result as the Si Si<exp instruction if the shift count does not exceed 63 and the k designator is 0. The contents of Sj are not affected if the i and j designators are unequal.

Instruction 057ijk and its special forms produce a 128-bit quantity by concatenating the contents of Sj and the contents of Si, shifting the resulting value to the right by an amount specified by the low-order 7 bits of the contents of Ak and entering the low-order bits of the result into Si. The shift is end off with zero fill.

INSTRUCTIONS 056 - 057 (continued)

Replacing the Ak reference with 1 is the same as setting the k designator to 0; a reference to AO provides a shift count of 1. Omitting the Sj reference is the same as setting the j designator to 0; the contents of Si are concatenated with a word of zeros.

Si is cleared if the shift count exceeds 127. The shift is a right circular shift of the contents of Si if the shift count does not exceed 64 and the i and j designators are equal and nonzero. The instruction produces the same result as the Si Si>exp instruction if the shift count does not exceed 63 and the j designator is 0. The contents of Sj are not affected if the i and j designators are unequal.

Instruction 056ijk and 057ijk executes in the Scalar Shift functional unit.

| Code generated | Location Result | Operand | Comment |
|----------------|-----------------|---------------------------------------|-----------------------|
| | 1 10 | 20 | 135 |
| 056235 | S2 | S2,S3 <a5< td=""><td></td></a5<> | |
| 056340 | \$3 | S3,S4<1 | ; Left 1 place |
| 056604 | S6 | S6 <a4< td=""><td></td></a4<> | |
| 057235 | S2 | \$3,\$2>A5 | |
| 057604 | S6 | \$6>A4 | 1 |
| 057340 | S3 | S4,S3>1 | ; ; Right 1 place |

INSTRUCTIONS 060 - 061

| Result | Operand | Description | Machine Instruction |
|--------------|------------------------|---|------------------------------------|
| Si | Sj+Sk | Integer sum of (Sj) and (Sk) to Si | 060 <i>ijk</i> |
| Si | Sj-Sk | Integer difference of (Sj) less (Sk) to Si | 061 <i>ijk</i> |
| s <i>i</i> † | _S <i>k</i> | Transmit negative of (Sk) to Si | 061 <i>i</i> 0 <i>k</i> |

Special CAL syntax

Instruction 060ijk adds the contents of register Sk to the contents of register Sj and enters the result into Si. Sk is transmitted to Si if the j designator is 0 and the k designator is nonzero. The sign bit is entered in Si and all other bits of Si are cleared if the j and k designators are both 0.

Instruction 061ijk subtracts the contents of register Sk from the contents of register Sj and enters the result into Si. The high-order bit of Si is set and all other bits of Si are cleared when the j and k designators are both 0. The negative (twos complement) of Sk is transmitted to Si if the j designator is 0 and the k designator is nonzero.

Instruction 061i0k enters the negative (twos complement) of the contents of Sk into Si. The sign bit is set if the k designator is 0.

Instructions 060*ijk*, 061*ijk*, 061*i0k* execute in the Scalar Integer Add functional unit.

| Code generated | Location Result | Operand 20 | Comment 35 |
|----------------|-----------------|---------------|---------------|
| | 1 10 | | |
| 060237 | S2 | S3+S7 | 1 |
| 060405 | | | |
| 000403 | | | l l |
| 061123 | | S2-S3 | 1 |
| 061506 | | -S6 | l |

INSTRUCTIONS 062 - 063

| Result | Operand | Description | Machine Instruction |
|--------------|-----------------------|--|------------------------|
| Si | Sj+FS k | Floating-point sum of (Sj) and (Sk) to Si | 062 <i>ijk</i> |
| si† | +FSk | Normalize (Sk) to Si | 062i0 k |
| Si | Sj-FSk | Floating-point difference of (Sj) less (Sk) to Si | 063 <i>ijk</i> |
| s <i>i</i> † | -FS <i>k</i> | Transmit the negative of (Sk) as a normalized floating-point value | 063i0 k |

+ Special CAL syntax

Instruction 062ijk and its special form produce the floating-point sum of the contents of the Sj and Sk registers and enters the result into Si. The result is normalized even if the operands are unnormalized. The k designator is not normally 0. In the special form, the j designator is assumed to be 0 so that the normalized contents of Sk are entered into Si.

Instruction 063ijk forms the floating-point difference of the contents of register Sj less the contents of register Sk, and enters the normalized result into Si. The result is normalized even if the operands are unnormalized.

The negative (twos complement) of the floating-point quantity in Sk is transmitted to Si as a normalized floating-point number if the j designator is 0 and the k designator is nonzero. The special form accommodates this special case. The k designator is normally nonzero.

Instructions 062*ijk*, 063*ijk*, and 063*i*0*k* execute in the Floating-point Add functional unit.

| Example: | |
|----------|--|
|----------|--|

| Code generated | Location Result | Operand | Comment |
|----------------|-----------------|---------|---------|
| | 1 10 | 20 | 35 |
| 1 | | | 1 |
| 062345 | \$3 | S4+FS5 | 1 |
| 1 | | l | |
| 062404 | S4 | +FS4 | |
| 1 | | | l |
| 063302 | \$3 | -FS2 | l |
| 1 | | | I |
| 063761 | \$7 | S6-FS1 | 1 |
INSTRUCTIONS 064 - 067

| Result | Operand | Description | Machine Instruction |
|-------------|--------------------------|--|------------------------|
| Si | Sj*FSk | Floating-point product of (Sj) and (Sk) to Si | 064 <i>ijk</i> |
| Si | Sj*HSk | Half-precision rounded floating-point product of (Sj) and (Sk) to Si | 065 <i>ijk</i> |
| Si | Sj*RSk | Rounded floating-point product of (Sj) and (Sk) to Si | 066 <i>ijk</i> |
| Si | S <i>j</i> *ISk | 2-floating-point product of (Sj) and (Sk) to S <i>i</i> | 067 <i>ijk</i> |

Instruction 064ijk forms the floating-point product of the contents of Sj and Sk and enters the result into Si. The result is not normalized if either operand is unnormalized.

Instruction 065ijk forms the half-precision rounded floating-point product of the contents of the Sj and Sk registers and enters the result into Si. The result is not normalized if either operand is unnormalized. The low-order 18 bits of the result are zeroed. This instruction can be used in a divide algorithm when only 30 bits of accuracy are required.

Instruction 066ijk forms the rounded floating-point product of the contents of the Sj and Sk registers and enters the result into Si. The result is not normalized if either operand is unnormalized. This operation is used in the reciprocal approximation sequence.

Instruction 067ijk forms 2 minus the floating-point product of the contents of Sj and Sk and enters the result into Si. The result is not normalized if either operand is unnormalized.

Instructions 064*ijk*, 065*ijk*, 066*ijk*, and 067*ijk* execute in the Floating-point Multiply functional unit.

INSTRUCTIONS 064 - 067 (continued)

| Code generated | Location Result | Operand | Comment |
|----------------|-----------------|---------|---------|
| | 1 10 | 20 | 35 |
| 1 | 1 1 | 1 | 1 |
| 064234 | \$2 | S3*FS4 | 1 |
| 1 | | 1 | 1 |
| 065167 | S1 | S6*HS7 | 1 |
| 1 | 1 | 1 | I |
| 066147 | S1 | S4*RS7 | I |
| 1 | | 1 | 1 |
| 067324 | \$3 | S2*IS4 | |

INSTRUCTION 070

| Result | Operand | Description | Machine Instruction |
|--------------|-------------------|---|--------------------------------|
| Si | /HSj | Floating-point reciprocal approximation of (Sj)to Si | 070 <i>ij</i> 0 |

Instruction 070ij0 forms an approximation to the reciprocal of the floating-point value in Sj and enters the result into Si. The result is meaningless if the contents of Sj is unnormalized or 0. This instruction is used in the divide sequence as illustrated in the following example.

Instruction 070*ij*0 executes in the Floating-point Reciprocal functional unit.

| Code generated | [Location | Result | Operand | Comment |
|----------------|--------------|------------------------------|--------------------------|---|
| 1 | 1 | 110 | 20 | 35 |
| 1 | * | Divide S1 b | v S2: result to | S1 |
| 070320 | | 53 | /HS2 | <pre> ; Approximate ; reciprocal</pre> |
| 064113 | | S1 | S1*FS3 | ; Approximate ; result |
| 067223 | | S2 | S2*IS3 | ; Correction ; factor |
| 064112 | | S1 | S1*FS2 | |
| 1 | * * | Divide S1 b 30 bits | y S2 with result | accurate to |
| 070320 | | \$3 | /HS2 | |
| 065313 | 1 | 53 | S1*HS3 | 1 |

INSTRUCTION 070 (continued)

| Code generated | Location | Result | Operand | Comment |
|----------------|-------------|-------------------------|-------------------------------|--|
| | 11 | 110 | 20 | 35 |
| 071222 | * | Integer div S2 | ide A1 by A2; Re +FA2 | sult to A3 ; Denominator |
| 071121 | | S1 | +FA1 | ; Numerator |
| 062202 | İ | S2 | S0+FS2 | ; Normalize |
| 062101 | | S1 | S0+FS1 | 1 1 |
| 070220 | | S2 | /HS2 | ; Reciprocal ; approximation ; to 1/D |
| 065110 | | S1 | S1*HS2 | ; Rounded ; half-precision ; multiply |
| 071230 | | S2 | 0.6 | 1 |
| 062112 | | S1 | S1+FS2 | ; Fix quotient |
| 023310 | 1 | A3 | 51 | ; 24-bit signed ; result to A3 |

Example (continued):

INSTRUCTION 071

| Result | Operand | Description | Machine Instruction |
|-----------------------|------------------------|--|------------------------------------|
| Si | Ak | Transmit (Ak) to Si without sign extension | 071 <i>i</i> 0 k |
| Si | +A <i>k</i> | Transmit (Ak) to Si with sign extension | 071 <i>i</i> 1k |
| Si | +FA k | Transmit (Ak) to Si as an unnormalized floating-point value | 071 <i>i2k</i> |
| Si | 0.6 | Enter 0.75*(2**48) into Si as normalized floating-point constant | 071 <i>i</i> 30 |
| S <i>i</i> | 0.4 | Enter 0.5 into S <i>i</i> as normalized floating-point constant | 071 <i>i</i> 40 |
| Si | 1. | Enter 1 into S <i>i</i> as normalized floating-point constant | 071 <i>i</i> 50 |
| Si | 2. | Enter 2 into S <i>i</i> as normalized floating-point constant | 071 <i>i</i> 60 |
| Si Si | 4. | Enter 4 into S <i>i</i> as normalized floating-point constant | 071 <i>i</i> 70 |

Instruction 071*i*0*k* transfers the 24-bit value in register λk into the low-order 24 bits of register S*i*. The value is treated as an unsigned integer. The high-order bits of S*i* are zeroed. A value of 1 is entered into S*i* when the *k* designator is 0.

Instruction 071*i*1*k* transfers the 24-bit value in register Ak into the low-order 24 bits of register S*i*. The value is treated as a signed integer and the sign bit of the contents of register Ak is extended to the high-order bits of S*i*. A value of 1 is entered into S*i* when the *k* designator is 0.

Instruction 071*i*2*k* transmits the contents of register Ak to Si as an unnormalized floating-point value. The result can then be added to 0 to normalize. When the *k* designator is 0, an unnormalized floating-point 1 is entered into Si.

INSTRUCTION 071 (continued)

Instructions 071*i*3*k* through 071*i*7*k* are initially recognized by the assembler as the symbolic instruction Si exp. The assembler then checks the expression to see if it has any of the indicated forms. If it finds one of the instructions in the exact syntax shown, it generates the corresponding Cray machine instruction. If none of the indicated forms are found, instruction 040*ijkm* or 041*ijkm* is generated as previously described. These special forms allow more efficient instructions for entering commonly used values into S*i*.

The syntax form Si 0.6 (071i30) is useful for extracting the integer part of a floating-point quantity (that is, fix) as illustrated in the examples.

| Code generated | Locati | onResult | Operand | Comment |
|----------------|------------|------------------|----------------------|--|
| | 1 | 10 | 20 | 35 |
| 071707 | | S7 | A7 | |
| 071717 | | S7 | +A7 | |
| 071324 | | 53 | +FA4 | |
| 071630 | FIX | = C FTY | 6 0_6 | |
| 0/1030 | 1 | 5.FIA | | 1 |
| 071240 | | S2 | 0.4 | |
| 071350 | | 53 | 11. | |
| 071460 | 1 | S4 | 2. | |
| 071570 | | \$5 | 4. | |
| | * | Fix a fl | ا oating-point nı | umber in S1 |
| | * | Separate | integer and fi | actional parts |
| 071230 | 1 | S2 | 0.6 | |
| 062312 | 1 | 53 | S1+FS2 | |
| 023130 | | A1 | \$3 | ; Integer part |
| 063332 | 1 | S3 | S3-FS2 | ; Floating-point ; integer part |
| 063113 | ! | S1 | S1-FS3 | ; Fractional ; part |

Example:

SR-0085

| INSTRUCTIONS | 072 - | 075 |
|--------------|-------|-----|
|--------------|-------|-----|

| Result | Operand | Description | Machine Instruction |
|-----------------------|--------------------|---|--------------------------|
| Si | RT | Transmit (RTC) to S <i>i</i> | 072i00 |
| s <i>i</i> † | SM | Read semaphore to Si | 072102 |
| s <i>i</i> † | ST <i>j</i> | Read (STj) register to Si | 072 <i>ij</i> 3 |
| s <i>i</i> †† | VM | Transmit (VM) to S <i>i</i> | 073 <i>i</i> 00 |
| | | Read performance counter into Si | 073 <i>i</i> 11 |
| | | Increased performance counter | 073 <i>i</i> 21 |
| | | Clear all maintenance modes | 073 <i>i</i> 31 |
| s <i>i</i> ††† | SR <i>j</i> | Transmit (SRj) to Si; j=0 | 073 <i>ij</i> 1 |
| sm† | Si | Load semaphores from Si | 073102 |
| ST <i>j</i> † | Si | Transfer (Si) to STj | 073 <i>ij</i> 3 |
| Si | l T <i>jk</i> | Transmit (T <i>jk</i>) to S <i>i</i> | 074 <i>ijk</i> |
| T <i>jk</i> | Si | Transmit (S <i>i</i>) to T <i>jk</i> | 075 <i>ijk</i> |

 CRAY X-MP Computer Systems only. This instruction is available when the numeric trait NUMCLSTR, which is specified on the CPU parameter of the CAL invocation statement, is greater than zero.
 Not supported by CAL at this time

Instruction 072i00 enters the 64-bit contents of the real-time clock into register Si. The clock is increased by 1 each clock period. The real-time clock can be reset only when in monitor mode using instruction 072i00.

Instruction 072i02 enters the values of all of the semaphores into Si. The 32-bit SM register is left justified in Si with SM00 occupying the sign bit.

Instruction 072ij3 enters the contents of register STj into register Si.

t+t+ CRAY X-MP computer systems only. This instruction is available through the logical trait STATRG specified on the CPU parameter of the CAL invocation statement.

Instruction 073*i*00 enters the 64-bit contents of the VM register into register S*i*. The VM register is normally read after having been set by instruction 1750 jk.

Instruction 073ij1 enters the contents of the Status register into Si.

Instruction 073i02 sets the semaphores from 32 high-order bits of Si. SM00 receives the sign bit of Si.

Instruction 073ij3 transfers the contents of register Si into register STj, which is shared between the CPUs in the current cluster.

Instruction 074ijk enters the contents of register Tjk into register Si.

Instruction 075ijk enters the contents of register Si into register Tjk.

| Code generated | Location | Result | Operand | Comment |
|----------------|------------|----------|-------------|------------|
| | 11 | 10 | 20 | 35 |
| 072700 | 1 | S7 | RT | |
| 072002 | 1 | S0 | SM | 1 |
| 072602 | 1 | S6 | I SM | 8 |
| 072003 | 1 | 50 | | ! |
| 072013 | 1 | S0 | | 1 |
| 073200 | - | S2 | I VM | |
| 073001 | | so | SRO | |
| 073301 | 1 | S3 | SRO | 4 |
| 073002 | | SM | I SO | |
| 073102 | | SM | S1 | |
| 073502 | 1 | SM | \$5 |] |
| 073003 | 1 | ST0 | S0 |] |
| 073103 | 1 1 | ST0 | S1 | 1 |

INSTRUCTIONS 072 - 075 (continued)

Example: (continued)

| Code generated | Location | Result | Operand | Comment |
|----------------|----------|---------------|--------------|---------|
| | 1 | 10 | 120 | 35 |
| 1 | 1 | 1 | | 1 |
| 074306 | 1 | 53 | T 6 | 1 |
| 1 | | 1 | 1 | l |
| 074566 | 1 | 85 | T 66 | I |
| 1 | 1 | l | 1 | ł |
| 075306 | I | T 6 | 53 | 1 |
| 1 | I | 1 | 1 | 1 |
| 075567 | 1 | T 67 | 85 | 1 |

INSTRUCTIONS 076 - 077

| Result | Operand | Description | Machine Instruction |
|--------------------------------------|-------------------|--|------------------------|
| Si | Vj,Ak | Transmit (Vj, element (Ak) to Si | 076 <i>ijk</i> |
| Vi,Ak | Sj | Transmit (Sj) to Vi element (Ak) | 077 <i>ijk</i> |
| V <i>i,</i> Ak [†] | 0 | Clear element (Ak) of register V <i>i</i> | 077 <i>i</i> 0k |

+ Special CAL syntax

Instruction 076*ijk* enters the contents of the element of $\forall j$ indicated by the contents of the low-order 6 bits of Ak into S*i*. The second element (that is, element 1) is selected if the *k* designator is 0.

Instruction 077 ijk transmits the contents of register Sj to an element of Vi as determined by the low-order 6 bits of the contents of Ak. Element 1, the second element of Vi, is selected if the k designator is 0.

Instruction 077*i*0*k* zeros element (A*k*) of register V*i*. The low-order 6 bits of A*k* determine which element is zeroed. The second element of register V*i* is zeroed (that is, element 1) if the *k* designator is 0.

| Code generated | Locat | ion Result | Operand | Comment |
|----------------|-------|------------|----------------|---------|
| | 1 | 10 | 20 | 135 |
| | I | l | 1 | |
| 076456 | 1 | S4 | V5,A6 | 1 |
| 1 | 1 | 1 | 1 | 1 |
| 1 | I | = | 4 | l |
| 1 | J | = | 5 | I |
| 1 | K | = | 6 | 1 |
| 076456 | l | S.I | V.J.A.K | 1 |
| 1 | 1 | I | | 1 |
| 077167 | I | V1,A7 | S6 | l |
| 1 | I | 1 | 1 | l |
| 077602 | | V6,A2 | 0 | 1 |

INSTRUCTIONS 10h - 13h

| Result | Operand | Description | Machine Instruction |
|--------------------------|------------------|--|------------------------|
| Ai | exp,Ah | Read from ((Ah) + exp) to Ai | 10 <i>hijkm</i> |
| A <i>i</i> † | exp,0 | Read from (<i>exp</i>) to A <i>i</i> | 100 <i>ijkm</i> |
| Ai† | exp, | Read from (<i>exp</i>) to A <i>i</i> | 100 <i>ijkm</i> |
| A <i>i</i> † | , | Read from (Ah) to Ai | 10 <i>hi</i> 000 |
| exp, Ah | A <i>i</i> | Store (Ai) to (Ah) + exp | 11 <i>hijkm</i> |
| exp,0† | Ai | Store (Ai) to exp | 110 <i>ijkm</i> |
| exp,† | A <i>i</i> | Store (Ai) to exp | 110 <i>ijkm</i> |
| , A <i>h</i> † | A <i>i</i> | Store (Ai) to (Ah) | 11 <i>hi</i> 000 |
| Si | exp,Ah | Read from ((Ai) + <i>exp</i>) to Si | 12hijkm |
| Si [†] | exp,0 | Read from (<i>exp</i>) to S <i>i</i> | 120 <i>ijkm</i> |
| Si [†] | exp, | Read from (<i>exp</i>) to S <i>i</i> | 120 <i>ijkm</i> |
| Si† | , | Read from (Ah) to Si | 12 <i>h</i> i000 |
| exp,Ah | Si | Store (Si) to (Ah) + exp | 13 <i>hijkm</i> |
| exp,0† | Si | Store (Si) to exp | 130 <i>ijkm</i> |
| exp,† | Si | Store (Si) to exp | 130 <i>ijkm</i> |
| , Ah [†] | Si | Store (Si) to (Ah) | 13 <i>hi</i> 000 |

† Special CAL syntax

•

For these instructions, only the value of the expression is used if the h designator is 0 or if a zero or blank field is used in place of Ah. Only the content of Ah is used if the expression is omitted. An expression, if present, must not have a parcel-address attribute or an assembly error occurs.

Instructions 10hijkm through 10hi000 load the low-order 24 bits of a memory word directly into an A register. The memory address is determined by adding the address in the register Ah to the expression value. Only the value of the expression is used if the h designator is 0, or a 0 or blank field is used in place of Ah. Only the contents of Ah is used if the expression is omitted. An assembler error will occur if an expression has a parcel-address attribute

Instructions 11hijkm through 11hi000 store 24 bits from register Ai directly into memory. The high-order bits of the memory word are zeroed. The memory address is determined by adding the address in register Ah to the expression value.

Instructions 12hijkm through 12hi000 load the contents of a memory word directly into an S register. The memory address is determined by adding the address in register Ah to the expression value. Only the value of the expression is used if the h designator is 0 or a zero or blank field is used in place of Ah. Only the contents of Ah is used if the expression is omitted. An assembler error will occur if an expression has a parcel-address attribute.

Instructions 13hijkm through 13hi000 store the contents of register Si directly into memory. The memory address is determined by adding the address in register Ah to the expression value.

| Code generated | Location | nResult | Operand | Comment |
|----------------|------------|------------|-----------|---------|
| | 11 | 10 | 20 | 35 |
| 1001 00004520+ | l | A1 | CON1, A0 | |
| 1002 00004520+ | | A2 | CON1,0 | |
| 1013 00004521+ | | A3 | CON1+1,A1 | |
| 1024 17777777+ | | A4 | -1,A2 | |
| 1005 00003000+ | | A5 | ADDR, | |
| 1046 00004647+ | i | A 6 | CON, A4 | |
| 1046 00000000+ | | A6 | , A4 | |
| 1061 00000001+ | 1 | A1 | 1,A6 | |
| 1072 00000177+ | 1 | A2 | 0'177,A7 | |
| 1101 00004520+ | | CON1, A0 | A1 | |
| 1102 00004520+ | 1 | CON1,0 | A2 | |
| 1113 00004521+ | | CON1+1,A1 | A3 | |
| 1124 17777777+ | | -1,A2 | A4 | |
| 1105 00003000+ | 1 | ADDR, | A5 | |
| 1146 00004647+ | | CON, A4 | A6 | |
| 1146 00000000+ | | , A4 | A6 | |
| 1161 00000001+ | | 1,A6 | A1 | |
| 1172 00000177+ | | 0'177, A7 | A2 | l |

Example: (continued)

| Code generated | Location | Result | Operand | Comment |
|--------------------------|----------|--------------|-----------|---------|
| | 1 | 10 | 20 | 135 |
| 1201 00004520+ | | S1 | CON1, A0 | |
| 1202 00004520+ | | S2 | CON1,0 | |
| 1213 00004521+ | | S3 | CON1+1,A1 | |
| 1224 1777777+ | 1 | S4 | -1,A2 | |
| 1205 00003000+ | 1 1 | S5 | ADDR, | |
| 1246 00004647+ | 8 | S6 | CON, A4 | |
| 1246 0000000+ | | S6 | , A4 | |
| 1261 0000001+ | 1 | S1 | 1,A6 | |
| 1272 00000177+ | | S2 | 0'177,A7 | |
| 1201_00004520. | | | | |
| | | I CONT, AU | 191 | 1 |
| 1302 00004520+ | | CON1,0 | S2 | - |
| 1346 00000000+ | | ,A4 | S6 | |
| 1324 1777777+ | | -1,A2 | S4 | |
| 1305 00003000+ | | ADDR, | S5 | |

.

| INSTRUCTIONS | 140 - | 147 |
|--------------|-------|-----|
|--------------|-------|-----|

| Result | Operand | Description | Machine Instruction |
|------------------|----------------|---|------------------------|
| Vi | Sj&Vk | Logical products of (Sj) and (Vk) to Vi | 140 <i>ijk</i> |
| Vi I | Vj&Vk | Logical products of (Vj) and (Vk) to Vi | 141 <i>ijk</i> |
| Vi | Sj!Vk | Logical sums of (Sj) and (Vk) to Vi | 142 <i>ijk</i> |
| vit | Vk | Transmit (Vk) to Vi | 142 <i>i</i> 0k |
| Vi | Vj!Vk | Logical sums of (Vj) and (Vk) to Vi | 143 <i>ijk</i> |
| Vi | Sj∖Vk | Logical differences of (Sj) and (Vk) to Vi | 144 <i>ijk</i> |
| Vi I | Vj\Vk | Logical differences of (Vj) and (Vk) to Vi | 145 <i>ijk</i> |
| Vit | 0 | Clear Vi | 145 <i>iii</i> |
| Vi | Sj!Vk&VM∣ | Vector merge of (Sj) and (Vk) to Vi | 146 <i>ijk</i> |
| v <i>i</i> † | #VM&V <i>k</i> | Vector merge of (Vk) and zero to Vi | 146 <i>i</i> 0k |
| Vi | Vj!Vk&VM | Vector merge of (Vj) and (Vk) to Vi | 147 <i>ijk</i> |

† Special CAL syntax

Instruction 140ijk forms the logical products of the contents of Sj and the contents of elements of Vk and enters the results into elements of Vi. If the j designator is 0, elements of register Vi are zeroed. The number of operations performed by this instruction is determined by the contents of the VL register.

INSTRUCTIONS 140 - 147 (continued)

Instruction 141ijk forms the logical products of the contents of elements of register Vj and elements of register Vk and enters the results into elements of Vi. If the j designator is the same as the k designator, the contents of the Vj elements are transmitted to the Vi elements.

The number of operations performed by this instruction is determined by the contents of the VL register.

Instruction 142ijk forms the logical sums of the contents of Sj and the contents of elements of Vk and enters the results into elements of Vi. The contents of the Vk elements are transmitted to the Vi elements if the j designator is 0. The VL register determines the number of operations performed by this instruction.

Instruction 142i0k transmits the contents of the elements of register Vk to the elements of register Vi. The VL register determines the number of elements performed by this instruction.

Instruction 143ijk forms the logical sums of the contents of elements of Vj and elements of Vk and enters the results into elements of Vi.

If the j and k designators are equal, the contents of the $\forall j$ elements are transmitted to $\forall i$. The VL register determines the number of operations performed by this instruction.

Instruction 144ijk forms the logical differences of the contents of Sj and the contents of elements of Vk and enters the results into elements of Vi. If the j designator is 0, the contents of the Vk elements are entered into the Vi elements. The VL register determines the number of operations performed by this instruction.

Instruction 145ijk forms the logical differences of the contents of elements of Vj and elements of Vk and enters the results into elements of Vi. If the j and k designators are equal, the Vi elements are zeroed. The VL register determines the number of operations performed by this instruction.

Instruction 145*iii* zeros elements of V*i*. The VL register determines the number of elements performed by this instruction.

Instruction 146*ijk* transmits the contents of S*j* or the contents of element *n* of V*k* to element *n* of V*i* depending on the ones mask in the VM register. The content of S*j* is transmitted if bit *n* of VM is 1; the content of element *n* of V*k* is transmitted if bit *n* of VM is 0.

INSTRUCTIONS 140 - 147 (continued)

Element n of Vi is 0 if the j designator is 0 and bit n of VM is 1. The VL register determines the number of operations performed by this instruction.

Instruction 146*i*0*k* zeroes element *n* of register V*i* or transmits the contents of element *n* of V*k* to element *n* of V*i* depending on the ones mask in the VM register. If bit *n* of VM is 1, element *n* of V*i* is zeroed; if bit *n* is 0, element *n* of V*k* is transmitted. The VL register determines the number of operations performed by this instruction.

Instruction 147ijk transmits the contents of element n of $\forall j$ or element n of $\forall k$ to element n of $\forall i$ depending on the ones mask in the $\forall M$ register. The content of the $\forall j$ element is transmitted if bit n of $\forall M$ is 1; the content of the $\forall k$ element is transmitted if bit n of $\forall M$ is 0. The $\forall L$ register determines the number of operations performed by this instruction.

Instructions 140*ijk* through 147*ijk* execute in the Vector Logical functional unit.

For these instructions (except 145iii), a warning level message is issued if the logical trait VRECUR is specified on the CPU parameter of the CAL invocation statement and either i=j or i=k (for V registers only). A comment level message is issued of NOVRECUR is specified on the CPU parameter of the CAL invocation statement.

| Location | Result | Operand | Comment |
|----------|---|---|--|
| 1 | 10 | 20 | 35 |
| | | | l |
| 1 | V1 | S2&V3 | 1 |
| I | | | Ì |
| | V2 | 105&07 | |
| 1 | V0 | 123823 | l |
| 1 | | | |
| Í | V6 | S1!V5 | l |
| | | 1 | |
| | V1 | 172 | |
| | V7 | V1!V4 | 1 |
| İ | | 1 | 1 |
| I I | V2 | S6\V7 | l |
| | | 1 | |
| 1 | V5 | 101/03 | |
| | 175 | | I |
| | Location 1 ation Result 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | Location Result Operand 1 10 20 1 10 20 1 V1 \$2&V3 1 V1 \$2&V3 1 1 1 1 V2 \$V5&V7 1 1 1 1 V2 \$V5&V7 1 1 1 1 V0 \$V3&V3 1 1 1 1 V0 \$V3&V3 1 1 1 1 V1 \$V2 1 1 1 1 V7 \$V1!V4 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 |

Examples: (continued)

| Code generated | Loca | tion Result | Operand | Comment |
|----------------|------|-------------|----------|---------|
| | 1 | 10 | 20 | 35 |
| 1 | | | 1 | |
| 146726 | 1 | 77 | S2!V6&VM | 1 |

For the above instruction, assume the following initial register conditions exist:

(VL) = 4 (VM) = 0 60000 0000 0000 0000 0000 (S2) = -1 Element 0 of V6 = 1 Element 1 of V6 = 2 Element 2 of V6 = 3 Element 3 of V6 = 4

After instruction execution, the first four elements of V7 are modified as follows:

Element 0 of V7 = 1Element 1 of V7 = -1Element 2 of V7 = -1Element 3 of V7 = 4

The remaining elements of V7 are unaltered.

Examples: (continued)

| Code generated | Locat | tion Result | Operand | Comment | |
|----------------|-------|-------------|-------------------|---------|--|
| | 1 | 10 | 20 | 35 | |
| 1 | 1 | | | 1 | |
| 146607 | | V6 | #VM&V7 | I | |

Assume the following initial register conditions for the above instruction:

(VL) = 4 (VM) = 0 50000 0000 0000 0000 Element 0 of V7 = 1 Element 1 of V7 = 2 Element 2 of V7 = 3 Element 3 of V7 = 4 After instruction execution, the first four elements of V6 have been modified as follows:

```
Element 0 of V6 = 1
Element 1 of V6 = 0
Element 2 of V6 = 3
Element 3 of V6 = 0
```

Examples: (continued)

| Code generated | Loca | tion Result | Operand | Comment |
|----------------|------|-------------|----------|---------|
| | 1 | 10 | 20 | 35 |
| | [| | | |
| 147123 | 1 | V1 | V2!V3&VM | ł |

Assume the following initial register conditions exist for the above instruction:

| | | (1 | JL) | = | 4 | | | | | |
|---------|---|----|------------|---|----|-------|------|------|------|------|
| | | () | /M) | Ξ | 0 | 60000 | 0000 | 0000 | 0000 | 0000 |
| Element | 0 | of | V2 | = | 1 | | | | | |
| Element | 1 | of | V2 | = | 2 | | | | | |
| Element | 2 | of | V2 | = | 3 | | | | | |
| Element | 3 | of | V2 | = | 4 | | | | | |
| Element | 0 | of | V 3 | = | -1 | L | | | | |
| Element | 1 | of | V 3 | = | -2 | 2 | | | | |
| Element | 2 | of | V 3 | = | -3 | 3 | | | | |
| Element | 3 | of | V 3 | = | -4 | Ł | | | | |

After instruction execution, the first four elements of Vi have been modified as follows:

Element 0 of V1 = -1Element 1 of V1 = 2Element 2 of V1 = 3Element 3 of V1 = -4

The remaining elements of V1 are unaltered.

INSTRUCTIONS 150 - 151

| Result | Operand | Description | Machine Instruction |
|--------------|--|---|------------------------|
| Vi | Vj <ak< td=""><td>Shift (Vj) left (Ak) places to Vi</td><td>150<i>ijk</i></td></ak<> | Shift (Vj) left (Ak) places to Vi | 150 <i>ijk</i> |
| vi† | <i>Vj</i> <1 | Shift (Vj) left one place to V <i>i</i> | 150 <i>ij</i> 0 |
| Vi | Vj>Ak | Shift (Vj) right (Ak) places to Vi | 151 <i>ijk</i> |
| v <i>i</i> † | <i>Vj</i> >1 | Shift (Vj) right one place to Vi | 151 <i>ij</i> 0 |

+ Special CAL syntax

Instruction 150ijk and its special form shift the contents of the elements of register Vj to the left by the amount specified by the contents of Ak and enter the results into the elements of Vi. The VL register determines the number of elements performed by this instruction. For each element, the shift is end off with zero fill. Elements of Vi are zeroed if the shift count exceeds 63. Element contents are shifted left one place if the k designator is 0; this can be specified through the special form of the instruction.

Instruction 151ijk and its special form shift the contents of the elements of register $\forall j$ to the right by the amount specified by the contents of Ak and enter the results into the elements of $\forall i$. The $\forall L$ register determines the number of elements performed by this instruction. For each element, the shift is end off with zero fill. Elements of $\forall i$ are zeroed if the shift count exceeds 63. Element contents are shifted right one place if the k designator is 0; a special form of the instruction accommodates this feature.

Instructions 150ijk and 151ijk execute in the Vector Shift functional unit.

| Code generated | Loca | tion Result | Operand | Comment |
|----------------|------|-------------|--------------------------------|---------------------|
| | 1 | 10 | 20 | 35 |
| 150123 | 1 | V1 | V2 <a3< td=""><td>1</td></a3<> | 1 |
| 150450 | 1 | V4 | V5<1 | ; Left 1 place |

INSTRUCTIONS 150 - 151 (continued)

| Examples: (| continued) |
|-------------|------------|
|-------------|------------|

| Code generated | Location Result | Operand | Comment |
|----------------|-----------------|---------|-----------------------------|
| | 1 10 | 20 | 35 |
| | | | |
| 151341 | V3 | V4>A1 | 1 |
| 1 | 1 1 | 1 | |
| 151450 | \V4 | V5>1 | <pre> ; Right 1 place</pre> |

| Result | Operand | Description | Machine Instruction |
|--------------|--|--|------------------------|
| Vi | Vj,Vj <ak< td=""><td>Double shift (Vj) left (Ak) places to Vi</td><td>152<i>ijk</i></td></ak<> | Double shift (Vj) left (Ak) places to Vi | 152 <i>ijk</i> |
| v <i>i</i> † | Vj,Vj<1 | Double shift (Vj) left one place to Vi | 152 <i>ij</i> 0 |
| Vi | Vj,Vj>Ak | Double shift (Vj) right (Ak) places to V <i>i</i> | 153 <i>ijk</i> |
| v <i>i</i> † | Vj,Vj>1 | Double shift (Vj) right one place to V <i>i</i> | 153 <i>ij</i> 0 |

+ Special CAL syntax

Instruction 152ijk and its special form shift 128-bit quantities from elements of $\forall j$ by the amount specified in Ak and enter the result into elements of $\forall i$. Element n of $\forall j$ is concatenated with element n+1 and the 128-bit quantity is shifted left by the amount specified in Ak. The shift is end off with zero fill. The high-order 64 bits of the results are transmitted to element n of $\forall i$.

The VL register determines the number of elements performed by this instruction. The last element of Vj, as determined by VL, is concatenated with 64 bits of zeros. The 128-bit quantities are shifted left one place if the k designator is 0; the special form of the instruction accommodates this feature.

Instruction 153ijk and its special form shift 128-bit quantities from elements of $\forall j$ by the amount specified in Ak and enter the result into elements of $\forall i$. Element n-1 of $\forall j$ is concatenated with element n and the 128-bit quantity is shifted right by the amount specified in Ak. The shift is end off with zero fill. The low-order 64 bits are transmitted to element n of $\forall i$.

The VL register determines the number of elements performed by this instruction. The first element of Vj is concatenated with 64 bits of zeros. The 128-bit quantities are shifted right one place if the k designator is 0; the special form of the instruction accommodates this feature.

Instructions 152*ijk* and 153*ijk* execute in the Vector Shift functional unit.

Example:

| Code generated | Loca | tion Result | Operand | Comment |
|----------------|------|-------------|-----------------------------------|---------|
| 1 | 1 | 110 | 20 | 35 |
| 1 | 1 | 1 | 1 | |
| 152541 | I | V 5 | V4,V4 <a1< td=""><td>1</td></a1<> | 1 |

Assume the following initial register conditions for the above instruction:

(VL) = 4
(A1) = 3
Element 0 of V4 = 0 00000 0000 0000 0000 0007
Element 1 of V4 = 0 60000 0000 0000 0000 0005
Element 2 of V4 = 1 00000 0000 0000 0000 0006
Element 3 of V4 = 1 60000 0000 0000 0000 0007

After instruction execution, the first four elements of V5 have been modified as follows:

Element 0 of V5 = 0 00000 0000 0000 0000 0073 Element 1 of V5 = 0 00000 0000 0000 0000 0054 Element 2 of V5 = 0 00000 0000 0000 0000 0067 Element 3 of V5 = 0 00000 0000 0000 0000 0070

The remaining elements of V5 are unaltered.

Example:

| Code generated | Loca | tion Result | Operand | Comment |
|----------------|------|-------------|------------------|---------|
| | 11 | 10 | 20 | 35 |
| 1 | | | | 1 |
| 153026 | 1 | 0 10 | V2,V2 >A6 | I |

Assume the following initial register conditions for the above instruction.

(VL) = 4 (A6) = 3Element 0 of V2 = 0 00000 0000 0000 0000 0017 Element 1 of V2 = 0 60000 0000 0000 0000 0005 Element 2 of V2 = 1 00000 0000 0000 0000 0006 Element 3 of V2 = 1 60000 0000 0000 0000 0007

After instruction execution, the first four elements of VO have been modified as follows:

Element 0 of V0 = 0 00000 0000 0000 0000 0001 Element 1 of V0 = 1 66000 0000 0000 0000 0000 Element 2 of V0 = 1 30000 0000 0000 0000 0000 Element 3 of V0 = 1 56000 0000 0000 0000 0000

The remaining elements of VO are unaltered.

| Result | Operand | Description | Machine Instruction |
|------------------------|-----------------------|--|------------------------|
| Vi | Sj+Vk | Integer sums of (Sj) and (Vk) to Vi | 154 <i>ijk</i> |
| Vi | Vj+Vk | Integer sums of (Vj) and (Vk) to Vi | 155 <i>ijk</i> |
| Vi | Sj-Vk | Integer differences of (Sj) and (Vk) to Vi | 156 <i>ijk</i> |
| v <i>i</i> † | _V <i>k</i> | Transmit twos complement of (V k) to V <i>i</i> | 156 <i>i</i> 0k |
| Vi | Vj-Vk | Integer differences of (Vj) less (Vk) to Vi | 157 <i>ijk</i> |

† Special CAL syntax

Instruction 154ijk adds the contents of Sj to each element of Vk and enters the results into elements of Vi. Elements of Vk are transmitted to Vi if the j designator is 0.

The VL register determines the number of operations performed by this instruction.

Instruction 155ijk adds the contents of elements of register Vj to the contents of corresponding elements of register Vk and enters the results into elements of register Vi.

The VL register determines the number of operations performed by this instruction.

Instruction 156*ijk* subtracts the contents of each element of Vk from the contents of register S*j* and enters the results into elements of register V*i*. The negative (twos complement) of each element of V*k* is transmitted to V*i* if the *j* designator is 0.

The VL register determines the number of operations performed by this instruction.

Instruction 156i0k transmits the twos complement of the contents of elements of register Vk to the elements of register Vi. The VL register determines the number of elements performed by this instruction.

Instruction 157ijk subtracts the contents of elements of register Vk from the contents of corresponding elements of register Vj and enters the results into elements of register Vi.

The VL register determines the number of operations performed by this instruction.

Instructions 154ijk through 157ijk execute in the Vector Integer Add functional unit.

| Code generated | Location | Result | Operand | Comment |
|----------------|----------|----------|--------------|---------|
| | 11 | 10 | 20 | 35 |
| 154213 | 1 | V2 | S1+V3 | 1 |
| | | • 2 | | 1 |
| 155456 | İ | V4 | V5+V6 | l |
| | 1 | | | |
| 150/12 | 1 | V7 | 51-V2 | |
| 156102 | | V1 | -V2 | |
| l | | l | | 1 |
| 157345 | ļ | V3 | V4-V5 | 1 |

INSTRUCTIONS 160 -167

| Result | Operand | Description | Machine Instruction |
|---------------------|-------------------------|---|------------------------|
| Vi | Sj*FVk | Floating-point products of (Sj) and (Vk) to Vi | 160 <i>ijk</i> |
| Vi | Vj*FVk | Floating-point products of (Vj) and (Vk) to Vi | 161 <i>ijk</i> |
| V <i>i</i> | Sj*HVk | Half-precision rounded floating-point products of (Sj) and (Vk) to Vi | 162 <i>ijk</i> |
| Vi | ∨ <i>j*</i> HV <i>k</i> | Half-precision rounded floating-point products of (Vj) and (Vk) to Vi | 163 <i>ijk</i> |
| Vi | Sj*RVk | Rounded floating-point products of (Sj) and (Vk) to Vi | 164 <i>ijk</i> |
| Vi | Vj*RVk | Rounded floating-point products of (Vj) and (Vk) to Vi | 165 <i>ijk</i> |
| Vi | Sj*IVk | 2-floating-point products of (Sj) and (Vk) to Vi | 166 <i>ijk</i> |
| Vi | Vj*IVk | 2-floating-point products of (Vj) and (Vk) to Vi | 167 <i>ijk</i> |

Instruction 160ijk forms the floating-point products of the contents of Sj and elements of Vk and enters the results into elements of Vi. The results are not normalized if either operand is unnormalized. The number of operations performed is determined by the contents of the VL register.

Instruction 161ijk forms the floating-point products of the contents of elements of $\forall j$ and elements of $\forall k$ and enters the results into elements of $\forall i$. The results are not normalized if either operand is unnormalized. The number of operations performed is determined by the contents of the VL register.

INSTRUCTIONS 160 -167 (continued)

Instruction 162ijk forms the half-precision rounded floating-point products of the contents of the Sj register and the contents of elements of the Vk register and enters the results into elements of Vi. The results are not normalized if either operand is unnormalized. The low-order 18 bits of the results are zeroed.

The number of operations performed by this instruction is determined by the contents of the VL register. This instruction can be used in a divide algorithm when only 30 bits of accuracy are required.

Instruction 163ijk forms the half-precision rounded floating-point products of the contents of elements of the Vj register and elements of the Vk register and enters the results into elements of Vi. The results are not normalized if either operand is unnormalized. The low-order 18 bits of the results are zeroed.

The VL register determines the number of operations performed by this instruction. This instruction can be used in a divide algorithm when only 30 bits of accuracy are required.

Instruction 164ijk forms the rounded floating-point products of the contents of the Sj register and the contents of elements of Vk and enters the results into elements of Vi. The results will not be normalized if either operand is unnormalized. The VL register determines the number of operations performed by this instruction.

Instruction 165ijk forms the rounded floating-point products of the contents of elements of Vj and elements of Vk and enters the results into elements of Vi. The results will not be normalized if either operand is unnormalized. The VL register determines the number of operations performed by this instruction.

Instruction 166ijk forms 2 minus the floating-point products of the contents of Sj and the contents of elements of Vk and enters the results into elements of Vi. The results are not normalized if either operand is unnormalized. The VL register determines the number of operations performed by this instruction.

Instruction 167ijk forms 2 minus the floating-point products of contents of elements of Vj and elements of Vk and enters the results into elements of Vi. The results are not normalized if either operand is unnormalized. This instruction is used in the divide sequence. The VL register determines the number of operations performed by this instruction.

Instructions 160*ijk* through 167*ijk* execute in the Floating-point Multiply functional unit.

INSTRUCTIONS 160 -167 (continued)

| | Exam | pl | e: |
|--|------|----|----|
|--|------|----|----|

| Code generated | Location Result | Operand | Comment |
|------------------|-----------------|--------------|---------|
| 1 | 1 10 | 20 | 35 |
| 160627 | V6 | S2*FV7 | 1 |
| 161123 | | V2*FV3 | 1 |
| 1 62456 | | \$5*HV6 | |
| 1162712 | | | 1 |
| | | | |
| 164314 | | S1*KV4 | 1 |
| 165567 | V5 | V6*RV7 | |
| 166123 | V1 | S2*IV3 | |
| 167456 | V4 | V5*IV6 | |

INSTRUCTION 170 - 173

| Result | Operand | Description | Machine Instruction |
|------------------|-------------------|---|------------------------------|
| Vi | Sj+FV k | Floating-point sums of (Sj) and (Vk) to Vi | 170 <i>ijk</i> |
| Vi† | +FVk | Normalize (Vk) to Vi | 170i0 k |
| Vi | Vj+FVk | Floating-point sums of (Vj) and (Vk) to Vi | 171 <i>ijk</i> |
| Vi | Sj-FVk | Floating-point differences of (Sj) less (Vk) to Vi | 172 <i>ijk</i> |
| v <i>i</i> † | -FVk | Transmit normalized negative of (Vk) to Vi | 172i0k |
| Vi | Vj-FVk | Floating-point differences of $(\forall j)$ less $(\forall k)$ to $\forall i$ | 173 <i>ijk</i> |

† Special CAL syntax

Instruction 170ijk forms the floating-point sums of the contents of Sj and elements of register Vk to elements of register Vi. The results are normalized even if the operands are unnormalized. The VL register determines the number of operations performed by this instruction.

The special form of the instruction (170i0k) normalizes the contents of the elements of Vk and enters the results into elements of Vi.

Instruction 171ijk forms the floating-point sums of the contents of elements of Vj and elements of Vk and enters the results into the elements of register Vi. The results are normalized even if the operands are unnormalized. The number of operations performed is determined by the contents of the VL register.

Instruction 172ijk forms the floating-point differences of the contents of Sj and elements of register Vk and enters the results into register Vi. The results are normalized even if the operands are unnormalized. The negatives (twos complements) of floating-point quantities in elements of Vk are transmitted to Vi if the j designator is 0. The special form (172i0k) accommodates this special case. The number of operations performed is determined by the contents of the VL register.

INSTRUCTION 170 - 173 (continued)

Instruction 173ijk forms the floating-point differences of the contents of elements of register Vj less the contents of elements of registers Vk and enters the results into elements of register Vi. The results are normalized even if the operands are unnormalized. The VL register determines the number of operations performed by this instruction.

Instructions 170ijk through 173ijk execute in the Floating-point Add functional unit.

| Code generated | Location Result | Operand | Comment |
|----------------|-----------------|---------------|-----------------------|
| | 1 10 | 20 | 35 |
| | 1 1 | I | 1 |
| 170712 | \\7 | S1+FV2 | |
| 170501 | V5 | +FV1 | ; Normalize (V1) |
| | i i | | ; to V5 |
| 171234 | | V3+FV4 | |
| 172516 | V5 | S1-FV6 | 1 |
| 1 | | 1 | 1 |
| 173712 | \\7 | V1-FV2 | I |

INSTRUCTION 174

| Result | Operand | Description | Machine Instruction |
|--------|------------------------|--|--------------------------------|
| Vi | /HV <i>j</i> | Floating-point reciprocal approximation of (Vj) to Vi | 174 <i>ij</i> 0 |

Instruction 174ij0 forms the approximations to the reciprocals of the floating-point values in elements of Vj and enters the results into elements of Vi. The results are meaningless if the contents of elements are unnormalized or 0. This instruction is used in the divide sequence. The VL register determines the number of operations performed by this instruction.

Instruction 174*ij*0 executes in the Floating-point Reciprocal functional unit.

| Code generated | Locatio | n Result | Operand | Comment |
|----------------|---------|----------------|-----------------|-------------------|
| | 11 | 10 | 20 | 35 |
| | I | 1 | 1 | 1 |
| | * | Divide el | ements of V1 by | elements of V2; |
| | * | Result to | V6 | 1 |
| 174320 | l | V3 | /HV2 | 1 |
| 161413 | | V4 | V1*FV3 | |
| 167532 | | V5 | V3*IV2 | |
| 161645 | | V6 | V4*FV5 | 1 |
| | * | Divide el | ements of V1 by | elements of V2; |
| | * | Results a | ccurate to 30 b | its, result to V6 |
| 174320 | 1 | V3 | /HV2 | 1 |
| 165613 | | V6 | V1*HV3 | |
| | * | Divide S1 | by elements of | V2; Result to V6 |
| 174320 | | V 3 | /HV2 | |
| 160413 | | V4 | S1*FV3 | |
| 167532 | 1 | V5 | V3*IV2 | |
| 161645 | | V6 | V4*FV5 | l l |

INSTRUCTIONS 174*ij*1 - 174*ij*2

| Result | Operand | Description | Machine Instruction |
|--------------|-----------------------|---|------------------------------------|
| vi† vi† | PVj QVj | Population count of (Vj) to (Vi) Population count parity of (Vj) to (Vi) | 174 <i>ij</i> 1 174 <i>ij</i> 2 |

† Vector Population Count (optional on CRAY-1 Models A and B)

Instruction 174ij1 counts the number of 1 bits in the elements of register Vj and enters the result into the elements of register Vi. The VL register determines the number of elements performed by this instruction.

Instruction 174ij2 enters a 0 or 1 into the elements of Vi depending on whether the elements of Vj have an even or odd number of 1 bits. A 0 is entered into element n of Vi if there is an even number of 1 bits in element n of Vj; a 1 is entered into element n of Vi if there is an odd number of 1 bits in element n of Vj. The number of elements involved is determined by the VL register.

Instructions 174*ij*1 and 174*ij*2 execute in the Reciprocal Approximation functional unit.

| Locat | ion Result | Operand | Comment |
|-------|--|---|---|
| 11 | 110 | 20 | 35 |
| 1 | V 3 | PV1 | ; Pop count of ; V1 to V3 |
| | V5 | QV2 | ; Pop count ; parity of V2 |
| | Locat 1 | Location Result 1 10 V3 V3 V5 | Location Result Operand 1 10 20 1 1 1 1 10 10 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 |

INSTRUCTION 175

| Result | Operand | Description | Machine Instruction |
|-----------------------------------|----------------|---|---------------------------|
| VM | Vj,Z | Set VM bits for zero elements of V <i>j</i> | 1750 <i>j</i> 0 |
| VM | V <i>j,</i> N | Set VM bits for nonzero elements of Vj | 1750 <i>j</i> 1 |
| VM | V <i>j,</i> P | Set VM bits for positive elements of Vj | 1750 <i>j</i> 2 |
| VM | Vj,M | Set VM bits for negative elements of Vj | 1750 <i>j</i> 3 |
| Vi,VM | Vj,Z | Set VM bits and register Vi to Vj, for zero elements of Vj | 175 <i>ij</i> 4 |
| Vi,VM | Vj,N | Set VM bits and register Vi to Vj, for nonzero elements of Vj | 175 <i>ij</i> 5 |
| Vi,VM | Vj,P | Set VM bits and register Vi to Vj, for positive elements of Vj | 175 <i>ij</i> 6 |
| Vi,VM † | Vj,M | Set VM bits and register Vi to Vj, for negative elements of Vj | 175 <i>ij</i> 7 |

+ CRAY X-MP Computer Systems only

Instructions 1750j0 through 1750j3 create a mask in the VM register. The 64 bits of the VM register correspond to the 64 elements of Vj. Elements of Vj are tested for the specified condition. If the condition is true for an element, the corresponding bit is set to 1 in the VM register. If the condition is not true, the bit is zeroed.

The number of elements tested is determined by the contents of the VL register; however, the entire VM register is zeroed before elements of Vj are tested. If the contents of an element is 0, it is considered positive. Element 0 corresponds to bit 0, element 1 to bit 1, and so on, from left-to-right in the register.

Instructions 175ij4 through 175ij7 create an identical vector mask as in the above instructions, and in addition create a compressed index list in register Vi based on the results of testing the contents of the elements of register Vj.

INSTRUCTION 175 (continued)

These instructions execute in the Vector Logical functional unit.

| Code generated | Location | Result | Operand | Comment |
|----------------|----------|--------|---------|---------|
| | 11 | 10 | 20 | 35 |
| 1 | | 1 | 1 | |
| 175050 | I | MV | V5,Z | 1 |
| 1 | 1 | l | ł | 1 |
| 175061 | 1 | VM | V6,N | I |
| 1 | 1 | 1 | | 1 |
| 175072 | 1 | M | V7,P | 1 |
| | 1 | l | I | |
| 175013 | ł | I VM | V1,M | 1 |

INSTRUCTIONS 176 - 177

| Result | Operand | Description | Machine Instruction |
|-------------------|----------|--|------------------------|
| Vi | ,A0,Ak | Read from memory starting at (A0) increased by (A k) and load into V i | 176 <i>i</i> 0k |
| vit | ,A0,1 | Read from consecutive memory addresses starting with (AO) and load into V <i>i</i> | 176 <i>i</i> 00 |
| v <i>i</i> †† | ,A0,Vk | Read from memory using memory address (A0) + (Vk) and load into V <i>i</i> | 176 <i>i</i> 1k |
| ,A0,A <i>k</i> | Vj | Store (Vj) to memory starting at (A0) increased by (Ak) | 1770 <i>jk</i> |
| ,A0,1 | ∨j | Store (Vj) to memory in consecutive addresses starting with (AO) | 1770 <i>j</i> 0 |
| ,A0,V <i>k</i> †† | Vj ∣ | Store (Vj) to memory using memory address (A0) + (Vk) | 1771 <i>jk</i> |

* Special CAL syntax

†† CRAY X-MP Computer Systems only

Instruction 176i0k and 176i00 load words into elements of register Vi directly from memory. A0 contains the starting memory address. This address is increased by the contents of register Ak for each word transmitted. The contents of Ak can be positive or negative allowing both forward and backward streams of references. If the k designator is 0 or if 1 replaces Ak in the operand field of the instruction, the address is increased by 1.

The number of elements transferred is determined by the contents of the VL register.

For instruction 176i1k, register elements begin with 0 and are increased by 1 for each transfer. The low-order 24 bits of each element of Vkcontain a signed 24-bit integer which is added to (A0) to obtain the current memory address.
The VL register determines the number of words transferred.

Instructions 1770jk and 1770j0 store words from elements of register Vj directly into memory. A0 contains the starting memory address. This address is increased by the contents of register Ak for each word transmitted. The contents of Ak can be positive or negative allowing both forward and backward streams of references. If the k designator is 0 or if 1 replaces Ak in the result field of the instruction, the address is increased by 1.

The VL register determines the number of elements transferred.

For instruction 1771jk, register elements begin with 0 and are increased by 1 for each transfer. The low-order 24 bits of each element of Vkcontains a signed 24-bit integer which is added to (A0) to obtain the current memory address.

The VL register determines the number of elements transferred.

| Code generated | Location Result | Operand | Comment |
|----------------|-----------------|------------|---------|
| | 1 10 | 20 | 35 |
| 1 | | | 1 |
| 176201 | V2 | ,A0,A1 | 1 |
| | | | |
| 176500 | 1 105 | ,A0,1 | |
| 1177032 | | 173 | |
| 1 | | 143 | |
| 177030 | ,A0,1 | V 3 | 1 |

Example:

APPENDIX SECTION

SYMBOLIC INSTRUCTION SUMMARY

This appendix contains two (CRAY X-MP and CRAY-1) symbolic instructions summary charts. It also lists the functional units for both the CRAY X-MP and CRAY-1 Computer Systems.

Α

A.1 FUNCTIONAL UNITS

Instructions other than simple transmits or control operations are performed by specialized hardware known as functional units. Each unit implements an algorithm or a portion of the instruction set. For more information on Functional Units, refer to the appropriate hardware reference manual.

| | Clock | Periods | |
|---------------------------|---------------|-----------|----------------------------------|
| Functional Unit | <u>CRAY-1</u> | CRAY X-MP | Instructions |
| Address Integer Add | 2 | 2 | 030, 031 |
| Address Integer Multiply | 6 | 4 | 032 |
| Scalar Integer Add | 3 | 3 | 060, 061 |
| Scalar Logical | 1 | 1 | 042-051 |
| Scalar Shift | 2 | 2 | 052-055 |
| | 3 | 3 | 056, 057 |
| Scalar Pop/Parity/ | 4† | 4 | 026 |
| Leading Zero | 3 | 3 | 027 |
| Vector Integer Add | 3 | 3 | 154-157 |
| Vector Logical | 2 | 2 | 140-147, 175 |
| Second Vector Logical | _ | 4 | 140-145 |
| Vector Shift | 4 | 3 | 150, 151, 153 |
| | - | 4 | 152 |
| Vector Pop/Parity | 6† | 5 | 174 <i>ij</i> 1, 174 <i>ij</i> 2 |
| Floating-point Add | 6 | 6 | 062, 063, 170-173 |
| Floating-point Multiply | 7 | 7 | 064-067, 160-167 |
| Floating-point Reciprocal | 14 | 14 | 070, 174 <i>ij</i> 0 |
| Memory (Scalar) | 11 †† | 14††† | 100-130 |
| | - | 17¶ | 100-130 |
| Memory (Vector) | 7¶¶ | _ | 176, 177 |

Only with vector population
For Serial 1: scalar 10, vector 6
2-and 4-processor X-MP
Single-processor X-MP
For CRAY-1 M Series: 8, 9, or 10

A.2 CRAY-1 SYMBOLIC MACHINE INSTRUCTIONS

| | | LOGICAL | OPERATIONS | | |
|------------|-----------------|-----------|-------------|----|----------|
| Si | sj&sk | Vi | Sj&Vk | Vi | Vj&Vk |
| Si | Sj&SB | | - | | |
| Si | SB&Sj | | | | |
| I | 2 | | | | |
| Si | #S <i>k</i> &Sj | | | | |
| S <i>i</i> | #SB&Sj | | | | |
| | a '. a I | • | a : | | |
| | SJ!SK | V1 | SJ!VK | VI | VJ!VK |
| | SJ!SB | | | | |
| Si | SB!Sj | | | | |
| Si | silsk | vi | Silvk | Vi | Vi\Vk |
| | Sj\SB | • - | 0,000 | | |
| | SB\Si | | | | |
| | 55.65 | | | | |
| Si | #Sj\Sk | | | | |
| I Si | #S ı́∖SB | | | | |
| I Si | #SB\Sj | | | | |
| 1 | | VM | Vj,Z | | |
| | | VM | vj,n | | |
| Ì | | VM | Vj,P | | |
| i | | VM | Vj,M | | |
| Si | Sj!Si&Sk | | - | | |
| Si | Sj!Si&SB | Vi | Sj!Vk&VM | Vi | vj!vk&vm |
| Ì | 2 | Vi | #VM&Vk | | |
| ! | | | | | |
| | FLOA | TING-POIN | NT OPERATIO | NS | |
| 1737 | | | | | |
| DFI | | | | | |
| | | | | • | |
| | SJ+FSK | V1 | SJ+FVK | VI | VJ+EVK |
| Si | +FS <i>k</i> | Vi | +FVK | | |
| Si | Sj-FSk | Vi | Sj-FVk | Vi | Vj-FVk |
| Si | -FSk | Vi | -FVk | | - |
| Ì | | | | | |
| Si | Sj*FSk | Vi | Sj*FVk | Vi | Vj*FVk |
| S <i>i</i> | Sj*HSk | Vi | Sj*HVk | Vi | Vj*HVk |
| S <i>i</i> | Sj*RSk | Vi | Sj*RVk | Vi | Vj*RVk |
| S <i>i</i> | Sj*ISk | Vi | Sj*IVk | Vi | Vj*IVk |
| S <i>i</i> | /HSj | | | Vi | /HVj |
| I | | | | | |

| SHIFT INST | RUCTIONS | REGISTER ENTRY INSTRUCTIONS |
|--|----------------|------------------------------|
| SO Si <exp< td=""><td>SO Si>exp </td><td>Aiexp Si<exp< td=""></exp<></td></exp<> | SO Si>exp | Aiexp Si <exp< td=""></exp<> |
| Si Si <exp< td=""><td>Si Si>exp</td><td>Ai –1 Si #>exp</td></exp<> | Si Si>exp | Ai –1 Si #>exp |
| | | |
| $\begin{bmatrix} SI & SI, SJ (AK) \\ Si & Si & Si/1 \end{bmatrix}$ | SI SJ, SI > AK | 51 > exp |
| Si Si Si Si Si Si Si Si Si Si Si Si Si S | Si Sj, Si I | 51 exp 51 #\exp |
| | | SiO SiSB |
| Vi Vj <ak< td=""><td>Vi Vj>Ak</td><td>Si 1 Si #SB</td></ak<> | Vi Vj>Ak | Si 1 Si #SB |
| Vi Vj<1 | Vi Vj>1 | S <i>i</i> -1 |
| | | Si 1 Vi,Ak O |
| Vi Vj,Vj <ak< td=""><td>Vi Vj,Vj>Ak </td><td>Si 2 Vi O</td></ak<> | Vi Vj,Vj>Ak | Si 2 Vi O |
| Vi Vj,Vj<1 | Vi Vj,Vj>1 | Si 4 Si 0.4 |
| | l | Si 0.6 |
| | | |
| PROGRAM BRANCE | ES AND EXITS | BIT COUNT INSTRUCTIONS |
| J exp | | AI PSj VI PVj |
| J Bjk | | Ai QSj Vi QVj |
| 1 | | Ai ZSj |
| JAZ exp | JSZ exp | |
| JAN exp | JSN exp | |
| JAP exp | JSP exp | MONITOR OPERATIONS |
| JAM exp | JSM exp | |
| | | CA, AJ AK CCI |
| к ехр | | CL, AJ AK ECI |
| | ממש | U CI,AJ DCI |
| I EA FY AVD | FPP ovn | l YA Aj |
| | BUU GYD | I RT Si |
| I PASS | | PCT Si |
| | | |
| | INTEGER ARITHM | ETIC OPERATIONS |
| ! ♪ | i Aj+Ak | |
| A A | .i Aj+1 | |
| A | i Aj-Ak | |
| 4 | i Aj-1 | |
| A | i Aj*Ak | |
| \$ | i Si+Sk Vi St | i+Vk Vi Vi+Vk |
| 1 2 | i Sj-Sk Vi S | j-Vk Vi V $j-Vk$ |
| | | |

| | INTER-REGIS | TER TRAN | NSFERS | M M | IEMORY TR | ANSFERS | |
|-----|---|---|--------------|------------------|--|--|--------|
| Ai | Ak | Si | Sk | (sto | re) | (10 | ad) |
| Ai | -A <i>k</i> | Si | -Sk | , AO | Bjk,Ai | Bjk,Ai | ,A0 |
| | | Si | #Sk | 0,A0 | Bjk,Ai | Bjk,Ai | 0,A0 |
| Ai | Sj | Si | Ak | 1 | | | |
| | | Si | +A k | , AO | T <i>jk,</i> Ai | Tjk,Ai | ,AO |
| | | Si | +FA k | ,ΑΟ | Tjk,Ai | Tjk,Ai | 0,A0 |
| Ai | Bjk | Si | Tjk | exp,Ah | Ai | Ai | exp,Al |
| | | | | exp,0 | Ai | Ai | exp,0 |
| Ai | CI | Si | Vj,Ak | exp, | Ai | Ai | exp, |
| Ai | CA, Aj | Si | VM | ,Ah | Ai | Ai | ,Ah |
| Ai | CE,Aj | Si | RT | 1 | | | |
| | | | | exp,Ah | Si | Si | exp,Al |
| | | | | exp,0 | Si | Si | exp,0 |
| Bjk | Aİ | Tjk | Si | exp, | Si | Si | exp, |
| - | | - | | ,Ah | Si | Si | , Aĥ |
| | | Vi | Vk | ,A0,Ak | Vj | Vi | ,A0,A) |
| | | Vi | -V <i>k</i> | ,A0,1 | vj | Vi | ,A0,1 |
| | | Vi,Ak | Sj | İ | - | | |
| VL | Ak | VM | Sj | 1 | | | |
| VL | 1 | VM | 0 | | | | |
| | REGISTER Ah, h=0 | VALUE O | | LO | GICAL OPP | ERATORS L01 L00 | |
| | Ai, i=0 Aj, j=0 | (0A) 0 | | | 01 | LOO | |
| | Ai, i=0 Aj, j=0 Ak, k=0 | (AO) 0 1 | | | 01 01 01 01 01 01 01 01 01 01 | LOO | |
| | Ai, i=0 Aj, j=0 Ak, k=0 Si, i=0 | (A0) 0 1 1 (S0) | | | 01 01 01 01 01 01 01 | LOO | |
| | Ai, i=0 Aj, j=0 Ak, k=0 Si, i=0 Sj, j=0 | (AO) 0 1 1 (SO) 0 | | | 01 07 07 11 07 11 | L00 | |

| A.3 | CRAY | X-MP | SYMBOLIC | MACHINE | INSTRUCTIONS |
|-----|------|------|----------|---------|--------------|
| | | | | | |

| | | LOGIC | AL OPERATIO | NS | |
|-------------------------|----------------|-------|-------------|-------|---------------|
| Si | Sj&Sk | Vi | Sj&Vk | Vi | Vj&V k |
| Si | Sj&SB | | | | 1 |
| Si | SB&Sj | | | | |
| I | | | | | |
| Si | #Sk&Sj | | | | |
| Si | #SB&S <i>j</i> | | | | |
| | | | | | |
| Si | Sj!Sk | Vi | Sj!Vk | Vi | Vj!Vk |
| Si | Sj!SB | | | | |
| Si | SB!Sj | | | | |
| ci | 5 i \ 5 b | vi | Silve | vi | v i v v |
| | Sj\SB | A T | 55.44 | • - | + j \ + A |
| | SB\Si | | | | |
| 1 51 | 00.07 | | | | |
| Si | #Sj\Sk | | | | |
| Si | #Sj\SB | | | | |
| Si | #SB\Sj | | | | |
| 1 | | VM | Vj,Z | Vi,VM | Vj,Z |
| i | | VM | Vj.N | Vi,VM | Vj.N |
| t | | VM | Vj,P | Vi,VM | Vj,P |
| i | | VM | Vj,M | Vi,VM | vj,m |
| Si | Sj!Si&Sk | | | | _ |
| Si | Sj!Si&SB | Vi | Sj!Vk&VM | Vi | Vj!Vk&VM |
| 1 | _ | Vi | #VM&Vk | | į |
| EFI DFI | FLOA | TING- | POINT OPERA | TIONS | |
| Si | Si+FSk | vi | Sj+FVk | vi v | i+fvk |
| | +FSk | vi | +FVk | • •] | , |
| | | | | | i |
| Si | Sj-FSk | Vi | Sj-FVk | Vi Vj | j-fvk |
| Si | -FSK | Vi | -FVk | | |
| Si | Sj*FSk | Vi | Sj*FVk | Vi V | i*fVk |
| Si | Sj*HSk | Vi | Sj*HVk | Vi V | j*HVk |
| | Sj*RSk | Vi | Sj*RVk | Vi V | j*RVk |
| i si | Si*ISk | Vi | Sj*IVk | Vi V | i*IVk |
| i Si | /HS j | • - | | Vi /H | IV j |
| | | | | | |

| | SHIFT INST | TRUCTIONS | | REG | ISTER | ENTRY II | STRUCTIONS |
|-------|--|-----------------|------------|----------|------------|-------------|-----------------------|
| S0 | Si <exp< th=""><th>SO Si></th><th>ехр</th><th> Ah</th><th>exp</th><th>Si</th><th><exp< th=""></exp<></th></exp<> | SO Si> | ехр | Ah | exp | Si | <exp< th=""></exp<> |
| Si | Si <exp< td=""><td>Si Si></td><td>exp</td><td>Ai</td><td>-1</td><td>Si</td><td><i></i>≢>exp</td></exp<> | Si Si> | exp | Ai | -1 | Si | <i></i> ≢>exp |
| | | | | 1 | | Si | >exp |
| Si | Si,Sj <ak< td=""><td>Si Sj,</td><td>Si>Ak</td><td> Si</td><td>exp</td><td>Si</td><td>#<exp< td=""></exp<></td></ak<> | Si Sj, | Si>Ak | Si | exp | Si | # <exp< td=""></exp<> |
| Si | Si,Sj<1 | Si Sj, | Si>1 | 1 | | | |
| Si | Si <ak</a | Si Si> | A k | Si | 0 | Si | SB |
| | | | | Si | 1 | Si | #SB |
| Vi | Vj <ak< td=""><td>Vi Vj></td><td>Ak</td><td> Si</td><td>-1</td><td></td><td>_</td></ak<> | Vi Vj> | Ak | Si | -1 | | _ |
| Ví | Vj<1 | ۷۱ ۷٫> | 1 | S1 | 1 | V1, | AK O |
| | | | | | 2 | VI | 0 |
| V1 | VJ,VJ(AK | vi vj, | VJ>AK | | 4 | C 1(| |
| V1 | vj,vj<1 | vi vj, | vj>1 | | 0.4 | 5M_ CN(| K 1, TS |
| | | | | 51 | 0.0 | 2M] | /K U |
| | | | | | | 5M_ | |
| PR | | HES AND EX | ITS | | BIT CO | OUNT INST | RUCTIONS |
| т | 0¥7 | | | | DCi | τi | |
| J | exp | | | | nsi | VI Vi | evj |
| J | ЫJК | | | | 20j 20j | VI | QvJ |
| .172 | ovn | .157 | 'n | | 235 | | |
| .TAN | exp | JSN ex | ר ה | | | | |
| JAP | exp | JSP ex | רי ה | | MONT | TOR OPER | ATTONS |
| .TAM | exp | JSM ex | ר ה | | 1.011 | | |
| 07111 | cnp | 00 0 | P | CA. | Ai Al | cci | |
| R | ехр | | | CL, | Aj AJ | c ECI | |
| | | | | CI, | Aj | DCI | |
| EX | | ERR | | MC, | Aj | ERJ | |
| PAS | S | | | XA | Aj | j DRI | : |
| | | | | RT | S | i CLN | Гехр |
| | | | | PCI | s | i | |
| | | | | SIP | I ex | сp | |
| | | | | SIP | I | | |
| | | | | CIP | I | | |
| | | | ARITH | METIC OP | ERATIC | - <u>-</u> | |
| | | | | | | | |
| | A | L AJ+AK | | | | | |
| | A | L AJ+1 | | | | | |
| | A | L AJ-AK | | | | | |
| | A | L AJ-1 | | | | | |
| | A | L A J™AK | | | | | |
| | S | i Sj+Sk | Vi | Sj+Vk | Vi | Vj+Vk | |
| | | | | - | | - | |

| | TER-REGISTE | R TRANSFER | | MEMORY | TRANSFERS | |
|---------------------|------------------------|-----------------------|----------------|---|----------------------------------|----------|
| \\i | 24 C | i cŀ | אפת ו אפת ו | | | |
| | λ μ ς | i sk | DBM FBM | | | |
| | -AA D | i #Sk | L CMB | | | |
| ן גע גי | ci c | ι _π ολ | | | | |
| | 3) 3 C | ι Ακ ί .λb | l (stor | ·•) | (103 | a١ |
| 1 1 x i | VI. S | | | e, Bib Ji | (10α Β <i>ί</i> λλί | 30 |
| | VL 5 | | | Bjr, Al Bjr Ai | Bjk Ai | 0 30 |
| 1 1 2 j | Rik S | i Tik | 1 0,40 | bjr,AI | D J A , A I | 0,40 |
| | SBi S | i STI | ۱ ۱.۵0 | Tik.di | Tik. Ji | . 20 |
| | 525 0 | 2 01) | 1 0.20 | Tik. Ai | Tik. Ai | 0.20 |
| | CI S | i VI.A | k | - , , , , , , , , , , , , , , , , , , , | - 5/////2 | 0,110 |
| | CA.Ai S | i VM | - exp. Ah | Aİ | Ai | exp.Ah |
| | CE,Ai S | i RT | exp.0 | Ai | Ai | exp.0 |
| 1 | | i SM | exp. | Ai | Ai | exp. |
| I | S | i SRi | l .Ah | Ai | Ai | , Ah |
| i | 5 | | 1 | | | |
| Bik | A <i>i</i> T | ik Si | exp.Ah | Si | Si | exp.Ah |
| I SBi | Ai S | ri Si | i exp.0 | Si | Si | exp.0 |
| 1 | | | l exp, | Si | Si | exp, |
| 1 | v | i Vk | l Ah | Si | Si | ,Ah |
| i | v | i –Vk | 1 | | | , |
| i | v | i.Ak Si | , , A0, Ak | Vi | Vi | . A0. Ak |
| I VL | Ak V | M Si | , A0, 1 | Vi | Vi | ,A0,1 |
| I VL | 1 V | M O | | J | | |
| | - | u si | ,A0,V <i>k</i> | Vj | Vi | ,A0,Vk |
| | | VALUE | İ | LOGICAI | L OPERATORS | |
| | Ah, h=0 | 0 (A0) | | & AND | 0101 <u>1100</u> 0100 | |
| | Aj, j=0 | 0 | | ! | 0101 | |
| | A <i>k, k</i> =0 | 1 | | OR | <u>1100</u> 1101 | |
| | S <i>i, i</i> =0 | (SO) | | | | |
| I | Sj, j=0 | 0 | | | 0101 | |
| | S <i>k, k</i> =0 | 2 ⁶³ | | XOR | <u>1100</u> 1001 | |
| | | | | | | i |

.

FUNCTIONAL INSTRUCTION SUMMARY

This appendix contains an instruction summary, listed by function, for CRAY X-MP and CRAY-1 Computer Systems. A detailed description may be found on the referenced pages.

B

B.1 REGISTER ENTRY INSTRUCTIONS

Instructions in this category provide for entering values such as constants, expression values, or masks directly into registers.

B.1.1 ENTRIES INTO A REGISTERS

| Machine Instruction | CAL | Description | Page |
|--|---------------|---|------|
| 01 <i>hijkm</i> † | Ah exp | Transmit <i>ijkm</i> to A <i>h,</i> where the high-order bit of <i>i</i> is 1 | 3-23 |
| 020 <i>ijkm</i> or 021 <i>ijkm</i> or 022 <i>ijk</i> | Аі ехр | Enter <i>exp</i> into A <i>i</i> | 3-24 |
| 031 <i>i</i> 00 †† | A <i>i</i> —1 | Enter -1 into A <i>i</i> | 3-30 |

B.1.2 ENTRIES INTO S REGISTERS

| Machine Instruction | CAL | Description | Page |
|---------------------------------------|---------------|----------------------------------|------|
| 040 <i>ijkm</i> or 041 <i>ijkm</i> | Si exp | Enter <i>exp</i> into S <i>i</i> | 3-37 |
| 042100## | S <i>i</i> -1 | Enter -1 into S <i>i</i> | 3-38 |

CRAY X-MP Computer Systems only

†† Special CAL syntax

| Machine | | | |
|------------------|---|--|------|
| Instruction | CAL | Description | Page |
| 042 <i>ijk</i> | Si <exp< td=""><td>Form ones mask in Si from right</td><td>3-38</td></exp<> | Form ones mask in Si from right | 3-38 |
| 042 <i>ijk</i> † | Si #>exp | Form zeros mask in S <i>İ</i> from left | 3-38 |
| 042177† | S <i>i</i> 1 | Enter 1 into S <i>i</i> | 3-38 |
| 043100† | Si O | Clear Si | 3-38 |
| 043 <i>ijk</i> | Si →exp | Form ones mask in Si from left | 3-38 |
| 043 <i>ijk</i> † | Si # <exp< td=""><td>Form zeros mask in S<i>i</i> from right</td><td>3-38</td></exp<> | Form zeros mask in S <i>i</i> from right | 3-38 |
| 047100† | S <i>i</i> #SB | Enter ones complement of sign bit in S <i>i</i> | 3-41 |
| 051 <i>i</i> 00† | Si SB | Enter sign bit into S <i>i</i> | 3-41 |
| 071 <i>i</i> 30 | Si 0.6 | Enter 0.75*(2**48) into S <i>i</i> as normalized floating-point constant | 3-57 |
| 071 <i>i</i> 40 | Si 0.4 | Enter 0.5 into S <i>i</i> as normalized floating-point constant | 3-57 |
| 071 <i>i</i> 50 | S <i>i</i> 1. | Enter 1 into S <i>i</i> as normalized floating-point constant | 3-57 |
| 071 <i>i</i> 60 | Si 2. | Enter 2 into S <i>i</i> as normalized floating-point constant | 3-57 |
| 071 <i>i</i> 70 | Si 4. | Enter 4 into S <i>i</i> as normalized floating-point constant | 3-57 |

B.1.3 ENTRIES INTO V REGISTERS

| Machine Instruction | CAL | Description | Page |
|---------------------------|--------------|---|------|
| 077 <i>i</i> 0 <i>k</i> † | Vi,Ak O | Clear element (A k) of register V <i>i</i> | 3-62 |
| 145 <i>iii</i> † | V <i>i</i> O | Clear V <i>i</i> | 3-67 |

+ Special CAL syntax

B.1.4 ENTRIES INTO SEMAPHORE REGISTER

| Machine Instruction | CAL | Description | Page |
|------------------------|----------------|--|------|
| 0034 <i>jk</i> † | SMjk 1,TS | Test and set semaphore <i>jk,</i> 0 <u><jk<< u="">31 (decimal)</jk<<></u> | 3-15 |
| 0036 <i>jk</i> † | SMjk 0 | Clear semaphore <i>jk,</i> 0 <u><jk<< u="">31 (decimal)</jk<<></u> | 3-15 |
| 0037 <i>jk</i> † | SM <i>jk</i> 1 | Set semaphore <i>jk,</i> 0 <u><<i>jk</i><</u> 31 (decimal) | 3-15 |

B.2 INTER-REGISTER TRANSFER INSTRUCTIONS

Instructions in this group provide for transferring the contents of one register to another register. In some cases, the register contents can be complemented, converted to floating-point format, or sign extended as a function of the transfer.

B.2.1 TRANSFERS TO A REGISTERS

| Machine | | | |
|------------------------------|---------------|---------------------------------------|------|
| Instruction | CAL | Description | Page |
| 023 <i>ij</i> 0 | Ai Sj | Transmit (Sj) to Ai | 3-26 |
| 023 <i>i</i> 01 [†] | A <i>i</i> VL | Transmit (VL) to A <i>i</i> | 3-26 |
| 024 <i>ijk</i> | Ai Bjk | Transmit (B <i>jk</i>) to A <i>i</i> | 3-27 |
| 026 <i>ij</i> 7† | Ai SBj | Transfer (SBj) to Ai | 3-28 |
| 030 <i>i0k</i> †† | Ai A k | Transmit (A k) to A <i>i</i> | 3-30 |
| 031 <i>i0k</i> †† | Ai -Ak | Transmit negative of (Ak) to Ai | 3-30 |
| 033 <i>i</i> 00 | A <i>i</i> CI | Channel number to Ai | 3-33 |
| 033 <i>ij</i> 0 | Аі СА,Ај | Address of channel (Aj) to Ai | 3-33 |
| 033 <i>ij</i> 1 | Ai CE,Aj | Error flag of channel (Aj) to Ai | 3-33 |

+ CRAY X-MP Computer Systems only

†† Special CAL syntax

B-3

B.2.2 TRANSFERS TO S REGISTERS

| Machine | CAL | Description | Page |
|-------------------|----------------|---|------|
| insci ucción | | Description | rage |
| 025 <i>ijk</i> | Bjk Ai | Transmit (A <i>i</i>) to B <i>jk</i> | 3-27 |
| 027 <i>ij</i> 7† | SBj Ai | Transfer (Ai) to SBj | 3-29 |
| 047 <i>i0k</i> †† | Si #Sk | Transmit ones complement of (Sk) to S <i>i</i> | 3-41 |
| 051 <i>i0k</i> †† | Si Sk | Transmit (Sk) to Si | 3-41 |
| 061 <i>i0k</i> †† | Si -Sk | Transmit negative of (Sk) to Si | 3-50 |
| 071 <i>i0k</i> | Si Ak | Transmit (Ak) to S <i>i</i> without sign extension | 3-57 |
| 071 <i>i</i> 1k | Si +A k | Transmit (Ak) to S <i>i</i> with sign extension | 3-57 |
| 071 <i>i2k</i> | Si +FAk | Transmit (A k) to S <i>i</i> as an unnormalized floating-point value | 3-57 |
| 072100 | Si RT | Transmit (RTC) to Si | 3-59 |
| 072102† | Si SM | Read semaphore to Si | 3-59 |
| 072 <i>ij</i> 3† | Si STj | Read (STj) register to Si | 3-59 |
| 073100 | Si VM | Transmit (VM) to S <i>i</i> | 3-59 |
| 073 <i>ij</i> 1† | Si SRj | Transfer (SRj) to Sj; j=0 | 3-59 |
| 073 <i>ij</i> 3† | STj Si | Transmit (Si) to STj | 3-59 |
| 074 <i>ijk</i> | Si Tjk | Transmit (Tjk) to Si | 3-59 |
| 075 <i>ijk</i> | Tjk Si | Transmit (Si) to Tjk | 3-59 |
| 076 <i>ijk</i> | Si Vj,Ak | Transmit (Vj, element (Ak)) to Si | 3-62 |

The CRAY X-MP Computer Systems only
the Special CAL syntax

B.2.3 TRANSFERS TO V REGISTERS

| Machine Instruction | CAL | Description | Page |
|--------------------------------------|----------|--|------|
| 077 <i>ijk</i> | Vi,Ak Sj | Transmit (Sj) to Vi element (Ak) | 3-62 |
| 142 <i>i</i> 0 <i>k</i> [†] | Vi Vk | Transmit (Vk) to Vi | 3-67 |
| 156 <i>i0k</i> † | Vi -Vk | Transmit twos complement of (Vk) to Vi | 3-77 |

B.2.4 TRANSFER TO VECTOR MASK REGISTER

| Machine Instruction | CAL | Description | Page |
|------------------------|-------|---------------------|------|
| 0030 <i>j</i> 0 | VM Sj | Transmit (Sj) to VM | 3-15 |
| 003000‡ | VM 0 | Clear VM | 3-15 |

B.2.5 TRANSFER TO VECTOR LENGTH REGISTER

| Machine Instruction | CAL | Description | Page |
|------------------------|-------|---------------------|------|
| 00200 <i>k</i> | VL AK | Transmit (Ak) to VL | 3-11 |
| 002000‡ | VL 1 | Enter 1 into VL | 3-11 |

B.2.6 TRANSFER TO SEMAPHORE REGISTER

| Machine Instruction | CAL | Description | Page |
|------------------------|-------|-------------------------|------|
| 073102## | SM Si | Load semaphores from Si | 3-59 |

B.3 MEMORY TRANSFERS

This category contains instructions that transfer data between registers and memory, enable and disable concurrent block memory transfers, and assure completion of memory references.

B.3.1 BIDIRECTIONAL MEMORY TRANSFERS

| Machine Instruction | CAL | Description | Page |
|------------------------|-----|---|------|
| 002500† | DBM | Disable bidirectional memory transfers | 3-13 |
| 002600† | EBM | Enable bidirectional memory transfers | 3-13 |

B.3.2 MEMORY REFERENCES

| Machine Instruction | CAL | Description | Page |
|------------------------|-----|----------------------------|------|
| 002700† | CMR | Complete memory references | 3-13 |

B.3.3 STORES

| Machine Instruction | CAL | Description | Page |
|------------------------|------------------------------|---|------|
| 035 <i>ijk</i> | ,AO Bjk,Ai | Store (A <i>i</i>) words starting at B <i>jk</i> to memory starting at (AO) | 3-34 |
| 035 <i>ijk</i> †† | 0,A0 Bjk,Ai | Store (A i) words starting at B jk to memory starting at (AO) | 3-34 |
| 037 <i>ijk</i> | ,AO Tjk,Ai | Store (A <i>i</i>) words starting at T <i>jk</i> to memory starting at (AO) | 3-34 |
| 037 <i>ijk</i> †† | 0,A0 T <i>jk</i> ,A <i>i</i> | Store (A <i>i</i>) words starting at T <i>jk</i> to memory starting at (AO) | 3-34 |

- CRAY X-MP Computer Systems only
- **††** Special CAL syntax

| Machine Instruction | CAL | Description | Page |
|---------------------------|-----------|--|------|
| 11hijkm | exp,Ah Ai | Store (Ai) to (Ah) + exp | 3-63 |
| 11 <i>hi</i> 000 † | ,Ah Ai | Store (Ai) to (Ah) | 3-63 |
| 110 <i>ijkm</i> † | exp,0 Ai | Store (Ai) to exp | 3-63 |
| 110 <i>ijkm</i> † | exp, Ai | Store (Ai) to exp | 3-63 |
| 13hijkm | exp,Ah Si | Store (Si) to (Ah) + exp | 3-63 |
| 130 <i>ijkm</i> † | exp,0 Si | Store (Si) to exp | 3-63 |
| 130 <i>ijkm</i> † | exp, Si | Store (Si) to exp | 3-63 |
| 13 <i>hi</i> 000† | ,Ah Si | Store (Si) to (Ah) | 3-63 |
| 1770 <i>jk</i> | ,AO,Ak Vj | Store (Vj) to memory starting at (AO) incremented by (Ak) | 3-89 |
| 1770 <i>j</i> 0 † | ,A0,1 Vj | Store (Vj) to a memory in consecutive addresses starting with (AO) | 3-89 |
| 1771 <i>jk</i> †† | ,A0,Vk Vj | Store (Vj) to a memory using memory address (A0)+(Vk) | 3-89 |

B.3.4 LOADS

| Machine Instruction | CAL | Description | Page |
|------------------------|------------------------------|--|------|
| 034 <i>ijk</i> | B jk, Ai ,AO | Read (A <i>i</i>) words starting at B <i>jk</i> from memory starting at (AO) | 3-34 |
| 034 <i>ijk</i> † | B <i>jk</i> ,A <i>i</i> 0,A0 | Read (A <i>i</i>) words starting at B <i>jk</i> from memory starting at (AO) | 3-34 |
| 036 <i>ijk</i> | Tjk,Ai ,AO | Read (A <i>i</i>) words starting at T <i>jk</i> from memory starting at (A0) | 3-34 |
| 036 <i>ijk</i> † | Т <i>јк</i> ,Аі 0,АО | Read (A <i>i</i>) words starting at T <i>jk</i> from memory starting at (AO) | 3-34 |

| Machine | | | |
|----------------------------|------------------|--|------|
| Instruction | CAL | Description | Page |
| 10 <i>hijkm</i> | Ai exp,Ah | Read from ((Ah) + exp) to Ai | 3-63 |
| 10 <i>h</i> i000† | Ai ,Ah | Read from (Ah) to Ai | 3-63 |
| 100 <i>ijkm</i> † | Ai exp,0 | Read from (<i>exp</i>) to Ai | 3-63 |
| 100 <i>ijkm</i> † | Ai exp, | Read from (<i>exp</i>) to Ai | 3-63 |
| 12hijkm | Si exp,Ah | Read from ((Ai) + exp) to Si | 3-63 |
| 120 <i>ijkm</i> † | Si exp,0 | Read from (<i>exp</i>) to Si | 3-63 |
| 120 <i>ijkm</i> † | Si exp | Read from (<i>exp</i>) to Si | 3-63 |
| 12 <i>hi</i> 000† | Si ,Ah | Read from (Ah) to Si | 3-63 |
| 176 <i>i</i> 0k | Vi,AO,Ak | Read from memory starting at (AO) incremented by (Ak) and load into V <i>i</i> | 3-89 |
| 176100† | V <i>i</i> ,A0,1 | Read from consecutive memory addresses starting with (AO) and load into V <i>i</i> | 3-89 |
| 176 <i>i</i> 1 <i>k</i> †† | Vi ,AO,Vk | Read from memory using memory address (A0) + (Vk) and load into V <i>i</i> | 3-89 |

B.4 INTEGER ARITHMETIC OPERATIONS

Integer arithmetic operations obtain operands from registers and return results to registers. No direct memory references are allowed.

The assembler recognizes several special syntax forms for increasing or decreasing register contents, such as the operands Ai+1 and Ai-1; however, these references actually result in register references such that the 1 becomes a reference to Ak with k=0.

All integer arithmetic, whether 24-bit or 64-bit, is twos complement and is so represented in the registers. The Address Add functional unit and

[†] Special CAL syntax

^{††} CRAY X-MP Computer Systems only

Address Multiply functional unit perform 24-bit arithmetic. The Scalar Add functional unit and the Vector Add functional unit perform 64-bit arithmetic.

No overflow is detected by Integer functional units.

Multiplication of two fractional operands can be accomplished using the floating-point multiply instruction. The Floating-point Multiply functional unit recognizes the conditions where both operands have zero exponents as a special case and returns the high-order 48 bits of the result as an unnormalized fraction. Division of integers would require that they first be converted to floating-point format and then divided using the floating-point units.

B.4.1 24-BIT INTEGER ARITHMETIC

| Machine Instruction | CAL | Description | Page |
|------------------------|----------|--|------|
| 030 <i>ijk</i> | Ai Aj+Ak | Integer sum of (Aj) and (A k) to A <i>i</i> | 3-30 |
| 030 <i>ij</i> 0† | Ai Aj+1 | Integer sum of (Aj) and 1 to Ai | 3-30 |
| 031 <i>ijk</i> | Ai Aj-Ak | Integer difference of (Aj) less (Ak) to Ai | 3-30 |
| 031 <i>ij</i> 0† | Ai Aj-1 | Integer difference of (Aj) less 1 to Ai | 3-30 |
| 032 <i>ijk</i> | Ai Aj*Ak | Integer product of (Aj) and (Ak) to A <i>i</i> | 3-32 |

B.4.2 64-BIT INTEGER ARITHMETIC

| Machine Instruction | CAL | Description | Page |
|------------------------|----------|---|------|
| 060 <i>ijk</i> | Si Sj+Sk | Integer sum of (Sj) and (Sk) to Si | 3-50 |
| 061 <i>ijk</i> | Si Sj-Sk | Integer difference of (Sj) less (Sk) to Si | 3-50 |

† Special CAL syntax

B-9

| Machine Instruction | CAL | Description | Page |
|------------------------|----------|--|------|
| 154 <i>ijk</i> | Vi Sj+Vk | Integer sums of (Sj) and (Vk) to Vi | 3-77 |
| 155 <i>ijk</i> | Vi Vj+Vk | Integer sums of (Vj) and (Vk) to Vi | 3-77 |
| 156 <i>ijk</i> | Vi Sj-Vk | Integer differences of (Sj) and (Vk) to Vi | 3-77 |
| 157 <i>ijk</i> | Vi Vj-Vk | Integer differences of (Vj) less (Vk) to Vi | 3-77 |

B.5 FLOATING-POINT ARITHMETIC

All floating-point arithmetic operations use registers as the source of operands and return results to registers.

Floating-point numbers are represented in a standard format throughout the CPU. This format is a packed representation of a binary coefficient and an exponent or power of 2. The coefficient is a 48-bit signed fraction. The sign of the coefficient is separated from the rest of the coefficient. Since the coefficient is signed magnitude, it is not complemented for negative values.

B.5.1 FLOATING-POINT RANGE ERRORS

| Machine Instruction | CAL | Description | Page | |
|------------------------|-----|----------------------------------|------|--|
| 002100 | EFI | Enable floating-point interrupt | 3-13 | |
| 002200 | DFI | Disable floating-point interrupt | 3-13 | |

B.5.2 FLOATING-POINT ADDITION AND SUBTRACTION

| Machine Instruction | CAL | Description | Page |
|------------------------|-----------|---|------|
| 062i jk | Si Sj+FSk | Floating-point sum of (Sj) and (Sk) to Si | 3-51 |

| Machine Instruction | CAL | Description | Page |
|---------------------------|-----------|--|------|
| 062 <i>i</i> 0 <i>k</i> † | Si +FSk | Normalize (Sk) to Si | 3-51 |
| 063 <i>ijk</i> | Si Sj-FSk | Floating-point difference of (Sj) less (Sk) to Si | 3-51 |
| 0 <u>63</u> 10 k † | Si -FSk | Transmit the negative of (Sk) as a normalized floating-point value | 3-51 |
| 170 <i>ijk</i> | Vi Sj+FVk | Floating-point sums of (Sj) and (Vk) to Vi | 3-81 |
| 170 <i>i</i> 0 <i>k</i> † | Vi +FVk | Normalize (Vk) to Vi | 3-81 |
| 171 <i>ijk</i> | Vi Vj+FVk | Floating-point sums of (Vj) (Vk) to Vi | 3-81 |
| 172 <i>ijk</i> | Vi Sj-FVk | Floating-point differences of (Sj) less (Vk) to Vi | 3-81 |
| 172 <i>i0k</i> † | Vi -FVk | Transmit normalized negative of (Vk) to V <i>i</i> | 3-81 |
| 173 <i>ijk</i> | Vi Vj-FVk | Floating-point differences of (Vj) less (Vk) to Vi | 3-81 |

B.5.3 FLOATING-POINT MULTIPLICATION

| Machine Instruction | CAL | Description | Page |
|------------------------|-----------|---|------|
| 064 <i>ijk</i> | Si Sj*FSk | Floating-point product of (Sj) and (Sk) to Si | 3-53 |
| 065 <i>ijk</i> | Si Sj*HSk | Half-precision rounded floating- point product of (Sj) and (Sk) to S <i>i</i> | 3-53 |
| 066 <i>ijk</i> | Si Sj*RSk | Rounded floating-point product of (Sj) and (Sk) to Si | 3-53 |

f Special CAL syntax

| Machine Instruction | CAL | Description | Page |
|------------------------|-----------|--|------|
| 160 <i>ijk</i> | Vi Sj*FVk | Floating-point products of (Sj) and (Vk) to Vi | 3-79 |
| 161 <i>ijk</i> | Vi Vj*FVk | Floating-point products of (Vj) and (Vk) to Vi | 3-79 |
| 162 <i>ijk</i> | Vi Sj*HVk | Half-precision rounded floating- point products of (Sj) and (Vk) to Vi | 3-79 |
| 163 <i>ijk</i> | Vi Vj*HVk | Half-precision rounded floating- point products of (Vj) and (Vk) to Vi | 3-79 |
| 164 <i>ijk</i> | Vi Sj*RVk | Rounded floating-point products of (Sj) and (Vk) to Vi | 3-79 |
| 165 <i>ijk</i> | Vi Vj*RVk | Rounded floating-point products of (Vj) and (Vk) to Vi | 3-79 |

B.5.4 RECIPROCAL ITERATION

| Machine | | | |
|----------------|-----------|---|------|
| Instruction | CAL | Description | Page |
| 067 <i>ijk</i> | Si Sj*ISk | 2-floating-point product of (Sj) and (Sk) to Si | 3-53 |
| 166 <i>ijk</i> | Vi Sj*IVk | 2-floating-point products of (Sj) and (Vk) to Vi | 3-79 |
| 167 <i>ijk</i> | Vi Vj*IVk | 2-floating-point products of $(\forall j)$ and $(\forall k)$ to $\forall i$ | 3-79 |

B.5.5 RECIPROCAL APPROXIMATION

| Machine Instruction | CAL | Description | Page |
|------------------------|---------|---|------|
| 070 <i>ij</i> 0 | Si /HSj | Floating-point reciprocal approximation of (Sj) to Si | 3-55 |
| 174 <i>ij</i> 0 | Vi /HVj | Floating-point reciprocal approximation of (Vj) to Vi | 3-84 |

B.6 LOGICAL OPERATIONS

The Scalar and Vector Logical functional units perform bit-by-bit manipulation of 64-bit quantities. Operations provide for logical products, logical differences, logical sums, logical equivalence, and merges.

A logical product (& operator) is the AND function.

A logical difference (\ operator) is the EXCLUSIVE OR function.

A logical sum (! operator) is the INCLUSIVE OR function.

A logical merge combines two operands depending on a ones mask in a third operand. The result is defined by (operand 2 & mask)!(operand 1 & #mask).

B.6.1 LOGICAL PRODUCTS

| Machine | | | |
|------------------|-----------|---|------|
| Instruction | CAL | Description | Page |
| 044 <i>ijk</i> | Si Sj&Sk | Logical products of (Sj) and (S k) to S <i>i</i> | 3-40 |
| 044 <i>ij</i> 0† | Si Sj&SB | Sign bit of (Sj) to Si | 3-40 |
| 044 <i>ij</i> 0† | Si SB&Sj | Sign bit of (Sj) to Si; $j \neq 0$ | 3-40 |
| 045 <i>ijk</i> | Si #Sk&Sj | Logical product of (Sj) and #(Sk) to Si | 3-40 |
| 045 <i>ij</i> 0† | Si #SB&Sj | (Sj) with sign bit cleared to Si | 3-40 |
| 140 <i>ijk</i> | Vi Sj&Vk | Logical products of (Sj) and (Vk) to Vi | 3-67 |
| 141 <i>ijk</i> | Vi Vj&Vk | Logical products of (Vj) and (Vk) to Vi | 3-67 |

⁺ Special CAL syntax

B.6.2 LOGICAL SUMS

| Machine Instruction | CAL | Description | Page |
|------------------------|----------|---|------|
| 051 <i>ijk</i> | Si Sj!Sk | Logical sum of (Sj) and (Sk) to S <i>i</i> | 3-41 |
| 051 <i>ij</i> 0† | Si Sj!SB | Logical sum of (Sj) and sign bit to S <i>i</i> | 3-41 |
| 051 <i>ij</i> 0† | Si SB!Sj | Logical sum of sign bit and (Sj) to S <i>i; j≠</i> 0 | 3-41 |
| 142 <i>ijk</i> | Vi Sj!Vk | Logical sums of (Sj) and (Vk) to Vi | 3-67 |
| 143 <i>ijk</i> | Vi Vj!Vk | Logical sums of (Vj) and (Vk) to Vi | 3-67 |

B.6.3 LOGICAL DIFFERENCES

| Machine | | | |
|------------------|----------|---|------|
| Instruction | CAL | Description | Page |
| 046 <i>ijk</i> | Si Sj\Sk | Logical differences of (Sj) and (Sk) to Si | 3-40 |
| 046 <i>ij</i> 0† | Si Sj\SB | Enter (Sj) into S <i>i</i> with sign bit toggled | 3-40 |
| 046 <i>ij</i> 0† | Si SB\Sj | Enter (Sj) into Si with sign bit toggled; j≠0 | 3-40 |
| 144 <i>ijk</i> | Vi Sj\Vk | Logical differences of (Sj) and (Vk) to Vi | 3-67 |
| 145 <i>ijk</i> | Vi Vj\Vk | Logical differences of (Vj) and (Vk) to V <i>i</i> | 3-67 |

f Special CAL syntax

B.6.4 LOGICAL EQUIVALENCE

| Machine | | | |
|------------------|-----------|---|------|
| Instruction | CAL | Description | Page |
| 047 <i>ijk</i> | Si ⋕Sj∖Sk | Logical equivalence of (Sj) and (Sk) to S <i>i</i> | 3-40 |
| 047 <i>ij</i> 0† | Si ⋕Sj∖SB | Logical equivalence of (Sj) and sign bit to S <i>i</i> | 3-40 |
| 047 <i>ij</i> 0† | Si ⋕SB∖Sj | Logical equivalence of sign bit and (Sj) to S <i>i; j±</i> 0 | 3-40 |

B.6.5 VECTOR MASK

| Machine | | | |
|---------------------------|------------|---|------|
| Instruction | CAL | Description | Page |
| 1750 <i>j</i> 0 | VM Vj,Z | Set VM bits for zero elements of Vj | 3-87 |
| 1750 <i>j</i> 1 | VM Vj,N | Set VM bits for nonzero elements of V <i>j</i> | 3-87 |
| 1750 <i>j</i> 2 | VM Vj,P | Set VM bits for positive elements of Vj | 3-87 |
| 1750 <i>j</i> 3 | VM Vj,M | Set VM bits for negative elements of Vj | 3-87 |
| 175 <i>ij</i> 4 †† | Vi,VM Vj,Z | Set VM bits and register Vi to Vj, for zero elements of Vj | 3-87 |
| 175 <i>ij</i> 5 †† | Vi,VM Vj,N | Set VM bits and register Vi to Vj, for nonzero elements of Vj | 3-87 |
| 175 <i>ij</i> 6†† | Vi,VM Vj,P | Set VM bits and register V <i>i</i> to Vj, for positive elements of Vj | 3-87 |
| 175 <i>ij</i> 7 †† | Vi,VM Vj,M | Set VM bits and register V <i>i</i> to Vj, for negative elements of Vj | 3-87 |

- + Special CAL syntax
- **††** CRAY X-MP Computer Systems only

B-15

x

B.6.6 MERGE

| Machine Instruction | CAL | Description | Page |
|---------------------------|-------------|--|------|
| 050 <i>ijk</i> | Si Sj!Si&Sk | Scalar merge of (Si) and (Sj) to Si | 3-41 |
| 050 <i>ij</i> 0† | Sj!Si&SB | Scalar merge of (Si) and sign bit of (Sj) to Si | 3-41 |
| 146 <i>ijk</i> | VI SJ!Vk&VM | Vector merge of (Sj) and (Vk) to Vi | 3-67 |
| 146 <i>i</i> 0 <i>k</i> † | Vi #VM&Vk | Vector merge of (V k) and zero to V <i>i</i> | 3-67 |
| 147 <i>ijk</i> | Vi Vj!Vk&VM | Vector merge of (Vj) and (Vk) to Vi | 3-67 |

B.7 SHIFT INSTRUCTIONS

The Scalar Shift functional unit and Vector Shift functional unit shift 64-bit quantities or 128-bit quantities. A 128-bit quantity is formed by concatenating two 64-bit quantities. The number of bits a value is shifted left or right is determined by the value of an expression for some instructions and by the contents of an A register for other instructions. If the count is specified by an expression, the value of the expression must not exceed 64.

| Machine Instruction | CAL | Description | Page |
|------------------------|--|--|------|
| 052 <i>ijk</i> | SO Si <exp< td=""><td>Shift (S<i>i</i>) left <i>exp</i> places to SO</td><td>3-46</td></exp<> | Shift (S <i>i</i>) left <i>exp</i> places to SO | 3-46 |
| 053 <i>ijk</i> | SO Si>exp | Shift (S <i>i</i>) right <i>exp</i> places to SO | 3-46 |
| 054 <i>ijk</i> | Si Si <exp< td=""><td>Shift (S<i>i</i>) left <i>exp</i> places to S<i>i</i></td><td>3-46</td></exp<> | Shift (S <i>i</i>) left <i>exp</i> places to S <i>i</i> | 3-46 |
| 055 <i>ijk</i> | Si Si>exp | Shift (S <i>i</i>) right <i>exp</i> places to S <i>i</i> | 3-46 |
| 056ij k | Si Si,Sj <ak< td=""><td>Left shift by (Ak) of (Si) and (Sj) to Si</td><td>3-48</td></ak<> | Left shift by (Ak) of (Si) and (Sj) to Si | 3-48 |

† Special CAL syntax

| Machine | | | |
|---------------------------|---|---|------|
| Instruction | CAL | Description | Page |
| 056 <i>ij</i> 0† | Si Si,Sj<1 | Left shift by one of (Si) and (Sj) to Si | 3-48 |
| 056 <i>i</i> 0 <i>k</i> † | Si Si <ak< td=""><td>Left shift by (Ak) of (Si) to Si</td><td>3-48</td></ak<> | Left shift by (Ak) of (Si) to Si | 3-48 |
| 057 <i>ijk</i> | Si Sj,Si>Ak | Right shift by (Ak) of (Sj) and (Si) to Si | 3-48 |
| 057 <i>ij</i> 0† | Si Sj,Si>1 | Right shift by one of (Sj) and (Si) to Si | 3-48 |
| 057 <i>i</i> 0 <i>k</i> † | Si Si>Ak | Right shift by (Ak) of (Si) to Si | 3-48 |
| 150 <i>ijk</i> | Vi Vj <ak< td=""><td>Shift (Vj) left (Ak) places to Vi</td><td>3-72</td></ak<> | Shift (Vj) left (Ak) places to Vi | 3-72 |
| 150 <i>ij</i> 0† | Vi Vj<1 | Shift (Vj) left one place to Vi | 3-72 |
| 151 <i>ijk</i> | Vi Vj>Ak | Shift (Vj) right (Ak) places to V <i>i</i> | 3-72 |
| 151 <i>ij</i> 0† | Vi Vj>1 | Shift (Vj) right one place to Vi | 3-72 |
| 152 <i>ijk</i> | Vi Vj,Vj <ak< td=""><td>Double shift (Vj) left (Ak) places to V<i>i</i></td><td>3-74</td></ak<> | Double shift (Vj) left (Ak) places to V <i>i</i> | 3-74 |
| 152 <i>ij</i> 0† | Vi Vj,Vj<1 | Double shift (Vj) left one place to Vi | 3-74 |
| 153 <i>ijk</i> | Vi Vj,Vj>Ak | Double shift (Vj) right (Ak) places to Vi | 3-74 |
| 153 <i>ij</i> 0† | Vi Vj,Vj>1 | Double shift (Vj) right one place to Vi | 3-74 |

B.8 BIT COUNT INSTRUCTIONS

The instructions described in this category provide for counting the number of bits in an S or V register or counting the number of leading 0 bits in an S or V register.

† Special CAL syntax

B.8.1 SCALAR POPULATION COUNT

| Machine Instruction | CAL | Description | Page |
|------------------------|--------|--------------------------------|------|
| 026 <i>ij</i> 0 | Ai PSj | Population count of (Sj) to Ai | 3-28 |

B.8.2 VECTOR POPULATION COUNT

| Machine Instruction | CAL | Description | Page |
|------------------------|--------|--------------------------------------|------|
| 174 <i>ij</i> 1† | Vi PVj | Population count of (Vj) to (Vi) | 3-86 |

B.8.3 SCALAR POPULATION COUNT PARITY

| Machine Instruction | CAL | Description | Page |
|------------------------|--------|--|------|
| 026 <i>ij</i> 1† | Ai QSj | Population count parity of (Sj) to A <i>i</i> | 3-28 |
| 174 <i>ij</i> 2† | Vi QVj | Population count parity of (Vj) to (Vi) | 3-86 |

B.8.4 SCALAR LEADING ZERO COUNT

| Machine <u>Instruction</u> | CAL | Description | Page |
|-------------------------------|--------|------------------------------------|------|
| 027 <i>ij</i> 0 | Ai ZSj | Leading zero count of (Sj) to Ai | 3-29 |

B.9 BRANCH INSTRUCTIONS

Instructions in this category include conditional and unconditional branch instructions. An expression or the contents of a B register specify the branch address. An address is always taken to be a parcel address when the instruction is executed. If an expression has a word-address attribute, the assembler issues an error message.

Optional on CRAY-1 (Models A and B)

B.9.1 UNCONDITIONAL BRANCH INSTRUCTIONS

| Machine Instruction | CAL | Description | Page |
|------------------------|---------------|---------------|------|
| 0050 <i>jk</i> | J B <i>jk</i> | Jump to (Bjk) | 3-18 |
| 006 <i>ijkm</i> | J exp | Jump to exp | 3-19 |

B.9.2 CONDITIONAL BRANCH INSTRUCTIONS

| Machine | | | |
|-----------------|---------|---------------------------------------|------|
| Instruction | CAL | Description | Page |
| 010 <i>ijkm</i> | JAZ exp | Branch to exp if (A0)=0 | 3-21 |
| 011 <i>ijkm</i> | JAN exp | Branch to <i>exp</i> if (A0)≠0 | 3-21 |
| 012 <i>ijkm</i> | JAP exp | Branch to <i>exp</i> if (A0) positive | 3-21 |
| 013 <i>ijkm</i> | ЈАМ ехр | Branch to exp if (A0) negative | 3-21 |
| 014 <i>ijkm</i> | JSZ exp | Branch to <i>exp</i> if (SO)=0 | 3-22 |
| 015 <i>ijkm</i> | JSN exp | Branch to <i>exp</i> if (SO)≠0 | 3-22 |
| 016 <i>ijkm</i> | JSP exp | Branch to <i>exp</i> if (SO) positive | 3-22 |
| 017 <i>ijkm</i> | JSM exp | Branch to exp if (SO) negative | 3-22 |

B.9.3 RETURN JUMP

| Machine <u>Instruction</u> | CAL | Description | Page |
|-------------------------------|-------|--|------|
| 001000† | PASS | Pass | 3-3 |
| 007 <i>ijk</i> m | R exp | Return jump to <i>exp;</i> set BOO to (P)+2 | 3-20 |

f Special CAL syntax

B.9.4 NORMAL EXIT

Machine

| Instruction | CAL | Description | Page | |
|----------------------------|--------|-------------|------|--|
| 004000 004 <i>ijk</i> † | EX | Normal exit | 3-17 | |
| | EX exp | Normal exit | 3-17 | |

B.9.5 ERROR EXIT

| Machine Instruction | CAL | Description | Page |
|------------------------|---------|-------------|------|
| 000000 | ERR | Error exit | 3-2 |
| 000 <i>ijk</i> † | ERR exp | Error exit | 3-2 |

B.10 MONITOR INSTRUCTIONS

Instructions described in this category are executed only when the CPU is in monitor mode. An attempt to execute one of these instructions when not in monitor mode is treated as a no-op.

The instructions perform specialized functions useful to the operating system.

B.10.1 CHANNEL CONTROL

| Machine Instruction | CAL | Description | Page |
|------------------------|----------|--|------|
| 0010 <i>jk</i> | Ca,aj ak | Set the Current Address (CA) register, indicated by (Aj), to (Ak) and activate the channel | 3-3 |
| 0011 <i>jk</i> | CL,Aj Ak | Set the channel (Aj) limit address to (A k) | 3-4 |

Special CAL syntax on CRAY-1 Computer Systems only

| Machine Instruction | CAL | Description | Page |
|------------------------|-------|---|------|
| 0012 <i>j</i> 0 | CI,Aj | Clear Channel (Aj) Interrupt flag | 3-5 |
| 0012j1† | MC,Aj | Clear Channel (Aj) Interrupt flag and Error flag; set device master-clear (output channel); clear device ready-held (input channel) | 3-5 |
| 0013 <i>j</i> 0 | XA Aj | Enter XA register with (Aj) | 3-6 |

B.10.2 SET REAL-TIME CLOCK

| Machine Instruction | CAL | Description | Page |
|------------------------|-------|---------------------|------|
| 0014 <i>j</i> 0 | RT Sj | Enter RTC with (Sj) | 3-7 |

B.10.3 PROGRAMMABLE CLOCK INTERRUPT INSTRUCTIONS ++

| Machine Instruction | CAL | Description | Page |
|------------------------|--------|--------------------------------|------|
| 0014 <i>j</i> 4 | PCI Sj | Set program interrupt interval | 3-7 |
| 001405 | CCI | Clear clock interrupt | 3-7 |
| 001406 | ECI | Enable clock interrupts | 3-7 |
| 001407 | DCI | Disable clock interrupts | 3-7 |

B.10.4 INTERPROCESSOR INTERRUPT INSTRUCTIONS[†]

| Machine Instruction | CAL | Description | Page |
|------------------------|----------|---|------|
| 0014 <i>j</i> 1 | SIPI exp | Set interprocessor interrupt request of CPU exp; 0 <exp<3< td=""><td>3-7</td></exp<3<> | 3-7 |

The text of text

B-21

| Machine Instruction | CAL | Description | Page |
|------------------------|------|---|-------|
| 001401† | SIPI | Set interprocessor interrupt request | 3-7 |
| 001402 | CIPI | Clear interprocessor interrupt | 3 – 7 |

B.10.5 CLUSTER NUMBER INSTRUCTIONS **

| Machine Instruction | CAL | Description | Page |
|------------------------|---------|-----------------------------|------|
| 0014 <i>j</i> 3 | CLN exp | Cluster number = <i>exp</i> | 3-7 |

B.10.6 OPERAND RANGE ERROR INTERRUPT INSTRUCTIONS⁺⁺

| Machine Instruction | CAL | Description | Page |
|------------------------|-----|---|------|
| 002300 | ERI | Enable interrupt on (address) range error | 3-13 |
| 002400 | DRI | Disable interrupt on (address) range error | 3-13 |

B.10.7 PERFORMANCE COUNTERS^{††} ^{†††}

| Machine | | | |
|-----------------|-----|--------------------------------------|------|
| Instruction | CAL | Description | Page |
| 0015 <i>j</i> 0 | | Select performance monitor | 3-10 |
| 001501 | | Set maintenance read mode | 3-10 |
| 001511 | | Load diagnostic checkbyte with S1 | 3-10 |
| 001521 | | Set maintenance write mode 1 | 3-10 |

Special CAL syntax
 CRAY X-MP Computer Systems only
 Instructions not supported by CAL at this time

| Machin e Instruction | CAL | Description | Page |
|------------------------------------|-----|----------------------------------|------|
| 001531 | | Set maintenance write mode 2 | 3-10 |
| 073 <i>i</i> 11 | | Read performance counter into Si | 3-59 |
| 073 <i>i</i> 21 | | Increment performance counter | 3-59 |
| 073 <i>i</i> 31 | | Clear all maintenance modes | 3-59 |

•


INDEX

1-parcel instruction format with combined j and k fields, 2-3 1-parcel instruction format with discrete j and k fields, 2-2 16-bit instruction, 2-1 2-parcel branch instruction, 2-4 2-parcel instruction format for a 24-bit immediate constant with combined i, j, k, and m fields, 2-5 2-parcel instruction format with combined i, j, k, and m fields, 2-42-parcel instruction format with combined j, k, and m fields, 2-4 22-bit immediate constant, 2-3 24-bit integer arithmetic, B-9 32-bit instruction, 2-1 64-bit integer arithmetic, B-9 A registers, B-1, B-3 Address Integer Add functional unit, 3-30, 3-31 Address Integer Multiply functional unit, 3-32 Arithmetic instructions, 2-2 B registers, 3-34, 3-35 Bidirectional memory mode, 3-14 transfers, B-6 Binary machine code, 2-1 Bit count instructions, B-17 CRAY-1, A-3 CRAY-XMP, A-6 scalar leading zero count, B-18 scalar population count, B-18 scalar population count parity, B-18 vector population count, B-18 Branch instructions, 2-1, B-18 conditional, B-19 error exit, B-20 normal exit, B-20 return jump, B-19 unconditional, B-19 Channel control, B-20 Channel Limit (CL) register, 3-3, 3-4 Channel number, 3-33 Check bit memory storage, 3-10

Clear clock interrupt (CCI) instruction, 3-8

Cluster number, 3-8 instructions, B-22 CMR, 3-14 Composite word, 3-43 Compressed index, 3-88 Conditional branch instructions, B-19 CRAY-1 symbolic machine instructions, A-2 CRAY X-MP symbolic machine instructions, A-5 Current Address (CA) register, 3-3, 3-33 DBM, 3-14 DFI, 3-13 Disable floating-point interrupt, 3-13 DL flag, 3-15 Double shift instructions, 2-2 DRI, 3-13 EBM, 3-14 EFI, 3-13 Enable floating-point interrupt, 3-13 ERI, 3-13 Error condition. 3-2 Error detection and correction, 3-10 Error Exit flag, 3-2 Error exit, B-20 Error flag, 3-5, 3-33 Exchange Address (XA) register, 3-2, 3-17 Exchange package, 3-2, 3-15 sequence, 3-2, 3-17 Flag (F) register, 3-2, 3-8, 3-17 Floating-point Add functional unit, 3-51, 3-83 addition and subtraction, B-10 arithmetic, B-10 addition and subtraction, B-10 multiplication, B-11 range errors, B-10 reciprocal approximation, B-12 reciprocal iteration, B-12 constant instructions, 2-2 difference, 3-51, 3-82 Interrupt flag, 3-13 multiplication, B-11 Multiply functional unit, 3-53, 3-80 operations CRAY-1, A-2, CRAY X-MP, A-5

CIP register, 3-15

```
Floating-point (continued)
    product half-precision rounded of,
      3-53
    products half-precision rounded,
      3-80
    products, 3-80
    quantity, 3-51
    range errors, B-10
    reciprocal approximation value, 3-55
    Reciprocal functional unit, 3-55, 3-84
    reciprocals, 3-84
    sum, 3-51, 3-82
Functions
   AND, B-13
    EXCLUSIVE OR, B-13
    INCLUSIVE OR, B-13
Functional instruction summary, B-1
Functional units, A-1
Gather, 3-87
General instruction form, 2-1
ICP flag, 3-8
Instruction buffers, 3-2, 3-17
Instruction format, 2-1
   1-parcel instruction format with
      discrete j and k fields, 2-2
    1-parcel instruction format with
      combined j and k fields, 2-2
    2-parcel instruction format with
      combined j, k, and m fields, 2-3
    2-parcel instruction format with
      combined i, j, k, and m
      fields, 2-4
Instruction
   32-bit, 2-1
    arithmetic, 2-2
   bit count, B-17
      CRAY-1, A-3
       CRAY-XMP, A-6
       scalar leading zero count, B-18
       scalar population count, B-18
       scalar population count parity, B-18
       vector population count, B-18
   branch, 2-1, B-18
       conditional, B-19
       error exit, B-20
       normal exit, B-20
       return jump, B-19
       unconditional, B-19
   buffers, 3-2, 3-17
    clear clock interrupt, 3-8
   cluster number, B-22
   conditional branch, B-19
   double shift, 2-2
   functional summary, B-1
   general form, 2-1
   JAM, 3-21
   JAP, 3-22
   JSM, 3-22
   JSP, 3-22
```

```
Instruction (continued)
   monitor, B-20
       channel control, B-20
       cluster number, B-22
       interprocessor interrupt, B-21
       operand range error interrupt, B-22
       performance counters, B-22
       programmable clock interrupt, B-21
       set real-time clock, B-21
    shift, A-3, A-6, B-16
    summary, B-1
    syntax, 2-1
       format, 2-1
       monitor mode, 2-9
       special register values, 2-5
       symbolic notation, 2-5
    types, 2-2
    vector, 3-11
       merge, 3-15
Integer arithmetic operations
    CRAY-1, A-3
    CRAY-XMP, A-6
    operations, B-8
       24-bit integer arithmetic, B-9
       64-bit integer arithmetic, B-9
Integer-register transfers, B-3
    A registers, B-3
   CRAY-1 A-4
    CRAY-XMP, A-7
    S registers, B-4
    semaphore register, B-5
    V registers, B-5
    vector Length register, B-5
    vector Mask register, B-5
Internal CPU interrupt request, 3-7, 3-8
Interprocessor interrupt
    instructions, B-21
    requests, 3-7
Interrupt Countdown counter (ICD), 3-8
Interrupt flag, 3-5
Interrupt Interval register (II), 3-8
Introduction, 1-1
JAM instructions, 3-21
JAP instruction, 3-21
JSM instructions, 3-22
JSP instruction, 3-22
Loads, B-7
Logical
    differences, 3-42, B-14
    equivalence, B-15
    instructions, 2-2
    operations, B-13
       CRAY-1, A-2, A-4
       CRAY-XMP, A-5, A-7
       differences, B-14
       equivalence, B-15
       merge, B-16
       products, 3-41, 3-42, B-13
       sums, B-14
```

vector mask, B-15

```
Logical (continued)
   products, B-13
    sums, 3-43, B-14
Mask length, 3-38, 3-39
Master Clear, 3-5
Memory
    references, B-6
       completion, 3-14
    transfers, B-6
      bidirectional, B-6
       CRAY-1, A-4
       CRAY-XMP, A-7
       loads, B-7
       references, B-6
       stores, B-6
Merge, B-16
Mode register, 3-13
Monitor instructions, B-20
    channel control, B-20
    cluster number, B-22
    interprocessor interrupt, B-21
    operand range error interrupt, B-22
    performance counters, B-22
    programmable clock interrupt, B-21
    set real-time clock, B-21
Monitor mode, 3-2, 3-17
    instructions, 2-9
    operations
       CRAY-1, A-3
       CRAY-XMP, A-6
Monitor program, 3-6
NIP register, 3-15
Normal Exit flag, 3-17
Normal exit, B-20
Operand range error interrupt instructions,
  B-22
Operand Range Mode flag, 3-13
P register, 3-15, 3-18, 3-19, 3-20, 3-21,
  3-22
Parcel address, 3-18, 3-19, 3-20
Parcel-address attribute, 3-64
Parcels, 2-1
Pass, 3-3
Performance counters, 3-10, B-22
Population count
    scalar, B-18
    scalar parity, B-18
    vector, B-18
Program branches and exits
    CRAY-1, A-3
    CRAY-XMP, A-6
Programmable clock interrupt instructions,
  B-21
Ready flag, 3-5
Real-time clock (RTC) interrupt request, 3-8
```

```
Real-time Clock register, 3-7
Real-time clock, 3-59
Reciprocal
    approximation, B-12
    iteration, B-12
Reciprocal Approximation functional unit,
  3 - 85
Register entry instructions, B-1
    A registers, B-1
    CRAY-1, A-3
    CRAY-XMP, A-6
    S registers, B-1
    V registers, B-2
    semaphore registers, B-3
Register values
    CRAY-1, A-4
    CRAY-XMP, A-7
Return jump, B-19
Return linkage, 3-20
S registers, B-1, B-4
Scalar
    leading zero count, B-18
    parity, B-18
    population count, B-18
Scalar Integer Add functional unit, 3-50
Scalar Leading Zero/Population Count, 3-29
Scalar Leading Zero/Population, 3-28
Scalar Logical functional unit, 3-38, 3-39,
  3-43
Scalar Memory transfers, 2-3
Scalar Shift functional unit, 3-46, 3-49
Scatter, 3-87
SECDED, 3-10
Semaphore registers, B-3, B-5
Set real-time clock, B-21
Shift count, 3-46, 3-48, 3-49
Shift instructions, B-16
    CRAY-1, A-3
    CRAY-XMP, A-6
Sign bit, 3-43, 3-50
SM register, 3-15, 3-59
Special characters, 2-7
Special register values, 2-5, 2-6
Status register, 3-60
Stores, B-6
Summary, B-1
Symbolic instruction summary, A-1
    functional units, A-1
    CRAY-1 symbolic machine instructions,
      A-2
    CRAY X-MP symbolic machine
      instructions, A-5
Symbolic notation, 2-5
    general syntax, 2-5
    special syntax forms, 2-8
Syntax, 2-5
    comment field, 2-8
    location field, 2-7
    operand field, 2-7
    register designators, 2-6
    result field, 2-7
```

```
T register, 3-35
Twos complement, 3-50, 3-77
Unconditional branch instruction, 3-18,
 3-19, B-19
Unnormalized floating-point value, 3-57
V registers, B-2, B-5
Vector instruction, 3-11
Vector Integer Add functional unit, 3-78
Vector length register, B-5
Vector Logical functional unit, 3-69
Vector mask, 3-86, B-15
    register, B-5
Vector merge instruction, 3-15
Vector population, B-18
Vector Shift functional unit, 3-72, 3-74
VL register, 3-11, 3-26, 3-67, 3-69, 3-77,
 3-78, 3-80, 3-82, 3-90
VM register, 3-15, 3-60, 3-69, 3-87
Word boundary, 2-1
WS flag, 3-15
```

XA register, 3-6

READER COMMENT FORM

CRAY X-MP and CRAY-1 Symbolic Machine Instructions SR-0085 Reference Manual

Your comments help us to improve the quality and usefulness of our publications. Please use the space provided below to share with us your comments. When possible, please give specific page and paragraph references.

| NAME | | |
|-----------|-----------------|-----|
| JOB TITLE | | |
| FIRM | _ 117. No. 117. | |
| ADDRESS | | |
| CITY | STATE | ZIP |
| DATE | | |





READER COMMENT FORM

CRAY X-MP and CRAY-1 Symbolic Machine Instructions SR-0085 Reference Manual

Your comments help us to improve the quality and usefulness of our publications. Please use the space provided below to share with us your comments. When possible, please give specific page and paragraph references.

| NAME | | |
|-----------|---------|-----|
| JOB TITLE | | |
| FIRM | | |
| ADDRESS | | |
| CITY | _ STATE | ZIP |
| DATE | | |



