MANUAL

-

8861

4416

TOSHIBA

16-BIT MICROPROCESSOR

TLCS-68000

USERS MANUAL

AUGUST 1988

TOSHIBA CORPORATION

The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of TOSHIBA or others.

The products described in this document are strategic products subject to COCOM regulations. They should not be exported without authorization from the appropriate governmental authorities.

The products described in this document contain components made in the United States and subject to export control of the U.S. authorities. Diversion contrary to the U.S. law is prohibited.

"M68000 16/32 BIT MICROPROCESSOR PROGRAMMER'S REFERENCE MANUAL" is the original of this manual and is issued by Motorola Inc., through Prentice-Hall. The publishing of this manual is permitted by Motorola Inc. No part of this manual may be transferred or reproduced without prior permission of Toshiba Corporation.

Copyright 1988 by TOSHIBA CORPORATION June 1988 •

TOSHIBA

Preface

Thank you very much for making use of TOSHIBA microcomputer LSIs and development systems.

The TLCS-68000 family, including the TMP68000, is the general-purpose 16/32-bit microprocessor family which is developed by technical cooperation with Motorola Inc., and is compatible with the Motorola M68000 family. The TMP68000/10/08 have various features such as the general purpose 32-bit register set, the large linear address space, the powerful instruction set, and flexible addressing modes. The common 32-bit internal architecture is upward compatible with all the family MPUs. This manual describes overview of the architecture and function of each instruction set, which are requires for software development for each MPU (TMP68000/10/08) of TLCS-68000 family. Toshiba provides various microcomputer LSIs and its development system for wide range of application.

No part of this manual may be transferred or reproduces without prior permission of Toshiba corporation.

TOSHIBA

TLCS-68000

16-Bit Microprocessors

User's Manual

TOSHIBA CORPORATION

CONTENTS

1. ARCHITECTURAL DESCRIPTION								
1.1 I	1 INTRODUCTION							
1.2 F	PROGRAMMER'S MODEL							
1.3 S	SOFTWARE DEVELOPMENT							
1.3.1	Consistent Structure	VMPU	-	5				
1.3.2	Structured Modular Programming	VMPU	-	9				
1.3.3	Improved Software Testability	VMPU	-	9				
1.4 V	VIRTUAL MEMORY/MACHINE CONCEPTS	VMPU	-	10				
1.4.1	Virtual Memory	VMPU	-	11				
1.4.2	Virtual Machine	VMPU	-	12				
2. DAT	A ORGANIZATION AND ADDRESSING							
CAP.	ABILITIES	VMPU	-	13				
2.1 I	NTRODUCTION	VMPU	-	13				
2.2 (OPERAND SIZE	VMPU	-	13				
2.3 I	DATA ORGANIZATION IN REGISTERS	VMPU	-	13				
2.3.1	Data Registers	VMPU	-	13				
2.3.2	2.3.2 Address Registers							
2.4 I	DATA ORGANIZATION IN MEMORY	VMPU	-	14				
2.5 A	ADDRESSING	VMPU	-	17				
2.6 I	NSTRUCTION FORMAT	VMPU	-	17				
2.7 I	.7 PROGRAM/DATA REFERENCES							
2.8 I	REGISTER NOTATION	VMPU	-	18				
2.9 A	2.9 ADDRESS REGISTER INDIRECT NOTATION							
2.10 H	2.10 REGISTER SPECIFICATION							
2.11 EFFECTIVE ADDRESS								
2.11.1 Register Direct Modes				19				
2.11.1.1 Data Register Direct		VMPU	-	19				
2.11.1.2 Address Register Direct		VMPU	-	19				
2.11.2 Memory Address Modes		VMPU	-	19				
2.11	.2.1 Address Register Indirect	VMPU	-	20				
2.11.2.2 Address Register Indirect with Postincrement		VMPU	-	20				
2.11	.2.3 Address Register Indirect with Predecrement	VMPU	-	20				

2.1	2.11.2.4 Address Register Indirect with Displacement						
2.1	2.11.2.5 Address Register Inderect with Index						
2.11.	2.11.3 Special Address Modes						
2.1	1.3.1 Absolute Short Address	VMPU - 22					
2.1	1.3.2 Absolute Long Address	VMPU - 23					
2.1	1.3.3 Program Counter with Displacement	VMPU - 23					
2.1	1.3.4 Program Counter with Index	VMPU - 24					
2.1	1.3.5 Immediate Data	VMPU - 24					
2.11.4	4 Effective Address Encoding Summary	VMPU - 25					
2.12	IMPLICIT REFERENCE	VMPU - 26					
2.13	STACK AND QUEUES	VMPU - 27					
2.13.	1 System Stack	VMPU - 27					
2.13.1	2 User Stacks	VMPU - 27					
2.13.5	3 Queues	VMPU - 29					
3. INS	TRUCTION SET SUMMARY	VMPU - 31					
3.1	INTRODUCTION	VMPU - 31					
3.2	DATA MOVEMENT OPERATIONS	VMPU - 32					
3.3	INTEGER ARITHMETIC OPERATIONS	VMPU - 33					
3.4	LOGICAL OPERATIONS	VMPU - 35					
3.5	SHIFT AND ROTATE OPERATIONS	VMPU - 35					
3.6	BIT MANIPULATION OPERATIONS	VMPU - 36					
3.7	BINARY CODED DECIMAL OPERATIONS	VMPU - 37					
3.8	PROGRAM CONTROL OPERTIONS	VMPU - 37					
3.9	SYSTEM CONTROL OPERATIONS	VMPU - 38					
3.10	MULTIPROCESSOR OPERATIONS	VMPU - 40					
	CEPTION PROCESSING	VMPU - 41					
4.1	INTRODUCTION	VMPU - 41					
4.2	PRIVILEGE STATES	VMPU - 41					
4.2.1	Supervisor State	VMPU - 42					
4.2.2		VMPU - 42					
4.2.3		VMPU - 43 VMPU - 43					
4.2.4	4.2.4 Reference Classification						
4.3	EXCEPTION PROCESSING	VMPU - 44					
4.3.1	Exception Vectors	VMPU - 44					

TOSHIBA

CONTENTS

4.3.3 Multiple Exceptions	VMPU - 47
4.3.4 Exception Stack Frames	VMPU - 48
4.3.5 Exception Processing Sequence	VMPU - 50
4.4 EXCEPTION PROCESSING DETAILED DISCUSSION	. VMPU - 50
4.4.1 Reset	VMPU - 51
4.4.2 Interrupts	VMPU - 51
4.4.3 Uninitialized Interrupt	VMPU - 52
4.4.4 Spurious Interrupt	VMPU - 52
4.4.5 Instruction Traps	VMPU - 53
4.4.6 Illegal and Unimplemented Instructions	. VMPU - 53
4.4.7 Privilege Violations	VMPU - 54
4.4.8 Tracing	VMPU - 54
4.4.9 Bus Error	VMPU - 55
4.4.9.1 Bus Error (TMP68000/TMP68008)	. VMPU - 56
4.4.9.2 BUS ERROR (TMP68010)	VMPU - 57
4.4.10 Address Error	VMPU - 60
4.5 RETURN FROM EXCEPTION (TMP68010)	. VMPU - 60
4.5.1 Determine The Stack Format	VMPU - 60
4.5.2 Determine Data Validity	VMPU - 61
4.5.3 Determine Data Accessibility	VMPU - 61
APPENDIX A	
CONDITION CODES COMPUTATION	. VMPU - 62
A.1 INTRODUCTION	VMPU - 62
A.2 CONDITION CODE REGISTER	. VMPU - 62
A.3 CONDITION CODE REGISTER NOTATION	. VMPU - 62
A.4 CONDITION CODE COMPUTATION	. VMPU - 63
A.5 CONDITION TESTS	VMPU - 65
APPENDIX B INSTRUCTION SET DETAILS	. VMPU - 66
B.1 INTRODUCTION	VMPU - 66
B.2 ADDRESSING CATEGORIES	. VMPU - 66
B.3 INSTRUCTION DESCRIPTION	. VMPU - 68
B.4 OPERATION DESCRIPTION DEFINITIONS	. VMPU - 69

TOSHIBA

APPE	NDIX C	
INST	TRUCTION FORMAT SUMMARY	VMPU -206
C.1	INSTRODUCTION	VMPU -206
APPE	NDIX D	
TMP	68000 INSTRUCTION EXECUTION TIMES	VMPU -227
D.1	INTRODUCTION	VMPU -227
D.2	OPERAND EFFECTIVE ADDRESS CALCULATION TIMES	VMPU -227
D.3	MOVE INSTRUCTION EXECUTION TIMES	VMPU -228
D.4	STANDARD INSTRUCTION EXECUTION TIMES	VMPU -230
D.5	IMMEDIATE INSTRUCTION EXECUTION TIMES	VMPU -231
D.6	SINGLE OPERAND INSTRUCTION EXECUTION TIMES	VMPU -231
D.7	SHIFT/ROTATE INSTRUCTION EXECUTION TIMES	VMPU -232
D.8	BIT MANIPULATION INSTRUCTION EXECUTION TIMES	VMPU -233
D.9	CONDITIONAL INSTRUCTION EXECUTION TIMES	VMPU -233
D.10	JMP, JSR, LEA, PEA, AND	
	MOVEM INSTRUCTION EXECUTIONTIMES	VMPU -234
D.11	MULTI-PRECISION INSTRUCTION EXECUTION TIMES	VMPU -234
D.12	MISCELLANEOUS INSTRUCTION EXECUTION TIMES	VMPU -235
D.13	EXCEPTION PROCESSING EXECUTION TIMES	VMPU236
	NDIX E	
TMF	68008 INSTRUCTION EXECUTION TIMES	VMPU -237
E.1	INTRODUCTION	VMPU -237
E.2	OPERAND EFFECTIVE ADDRESS CALCULATION TIMES	VMPU -238
E.3	MOVE INSTRUCTION EXECUTION TIMES	VMPU -239
E.4	STANDARD INSTRUCTION EXECUTION TIMES	VMPU -240
E.5	IMMEDIATE INSTRUCTION EXECUTION TIMES	VMPU -242
E.6	SINGLE OPERAND INSTRUCTION EXECUTION TIMES	VMPU -243
E.7	SHIFT/ROTATE INSTRUCTION EXECUTION TIMES	VMPU -244
E.8	BIT MANIPULATION INSTRUCTION EXECUTION TIMES	VMPU -244
E.9	CONDITIONAL INSTRUCTION EXECUTION TIMES	VMPU -245
E.10	JMP, JSR, LEA, PEA, AND MOVEM INSTRUCTION	
	EXECUTION TIMES	VMPU -246
E11	MULTI-PRECISION INSTRUCTION EXECUTION TIMES	VMPU -247
E.12	MISCELLANEOUS INSTRUCTION EXECUTION TIMES	VMPU -248

E.13	EXCEPTION PROCESSING EXECUTION TIMES	VMPU -249
APPE	NDIX F	
TMP	68010 INSTRUCTION EXECUTION TIMES	VMPU -250
F.1	INTRODUCTION	VMPU -250
F.2	OPERAND EFFECTIVE ADDRESS CALCULATION TIMES	VMPU -250
F.3	MOVE INSTRUCTION EXECUTION TIMES	VMPU -251
F.4	STANDARD INSTRUCTION EXECUTION TIMES	VMPU -253
F.5	IMMEDIATE INSTRUCTION EXECUTION TIMES	VMPU -254
F.6	SINGLE OPERAND INSTRUCTION EXECUTION TIMES	VMPU -255
F. 7	SHIFT/ROTATE INSTRUCTION EXECUTION TIMES	VMPU -257
F.8	BIT MANIPULATION INSTRUCTION EXECUTION TIMES	VMPU -257
F.9	CONDITIONAL INSTRUCTION EXECUTION TIMES	VMPU -258
F.10	JMP, JSR, LEA, PEA, AND MOVEMINSTRUCTION	
	EXECUTION TIMES	VMPU -259
F.11	MULTI-PRECISION INSTRUCTION EXECUTION TIMES	VMPU -259
F.12	MISCELLANEOUS INSTRUCTION EXECUTION TIMES	VMPU -260
F.13	EXCEPTION PROCESSING EXECUTION TIMES	VMPU -262
	NDIV C	

APPENDIX G

TMP68010 LOOP MODE OPERATION	VMPU -263
------------------------------	-----------

1. ARCHITECTURAL DESCRIPTION

1.1 INTRODUCTION

The TMP68000, with a 16-bit data bus and 24-bit address bus, was only the first in a family of processors which implement a comprehensive, extensible computer architecture. It was soon followed by the TMP68008, with an 8-bit data bus and 20-bit address bus, by the TMP68010, which introduced the virtual machine aspects of the TLCS-68000 architecture.

This manual is intended to serve as a programmer's reference for both systems and applications programmers for four of the current implementations of the TLCS-68000 - the TMP68000, the TMP68008, the TMP68010. The hardware system design aspects of these processors, such as bus structure and control, are presented in the respective advance information data sheets for each device.

The TMP68000 and the TMP68008 are identical from the view of the programmer, with the exception that the TMP68000 can directly access 16 megabytes (24 bits of address) and the TMP68008 can directly access 1 megabyte (20 bits of address). The TMP68010 have much in common with the first two devices but also possess some additional instructions and registers as well as full virtual machine/memory capability. Since the processors are so similar to the programmer, only the differences are highlighted. When the TLCS-68000 is referenced, the feature described is common to all. If a particular feature is applicable only to one processor, the TMP part number will be referenced.

1.2 PROGRAMMER'S MODEL

The TLCS-68000 executes instructions in one of two modes - user mode or supervisor mode. The user mode is intended to provide the execution environment for the majority of application programs. The supervisor mode allows some additional instructions and privileges and is intended for use by the operating system and other system software. See "4. EXCEPTION PROCESING" for further details.

To provide for the upward compatibility of code written for a specific implementation of the TLCS-68000, the user programmer's model is common to all implementations. The user programmer's model is shown in Figure 1.1. As shown in the user programmer's model, the TLCS-68000 offers 16 32-bit general purpose registers (D0~D7, A0~A7), a 32-bit program counter, and an 8-bit condition code register. The first eight registers (D0~D7) are used as data registers for byte (8-bit), word (16-bit), and long word (32-bit) operations. The second set of seven registers (A0~A6) and the stack pointer (USP) may be used as software stack pointers and base address registers. In addition, the address registers may be used for word and long word operations. All of the 16 registers may be used as index registers.




Figure 1.1 User Programmer's Model (TMP68000/TMP68008/TMP68010)

The supervisor programmer's model includes some supplementary registers in addition to the above mentioned registers. The TMP68000 and the TMP68008 contain identical supervisor mode register resources. These are shown in Figure 1.2 and include the status register (high order byte) and the supervisor stack pointer (A7').






Figure 1.2 Supervisor Programmer's Model Supplement (TMP68000/TMP68008)

The supervisor programming model supplement of the TMP68010 is shown in Figure 1.3. In addition to the supervisor stack pointer and status register, it includes the vector base register and the alternate function code registers.

The vector base register is used to determine the location of the exception vector table in memory to support multiple vector tables. The alternate function code registers allow the supervisor to access user data space or emulate CPU space cycles.





The status register, shown in Figure 1.4, contains the interrupt mask (eight levels available) as well as the condition codes: overflow (V), zero (Z), negative (N), carry(C), and extend (X). Additional status bits indicate that the processor is in a trace (T) mode and/or in a supervisor (S) state.

Five basic data types are supported. These data types are:

- Bits
- BCD Digits (4 Bits)
- Bytes (8 Bits)
- Words (16 Bits)
- Long Words (32 Bits)

In addition, operations on other data types such as memory addresses, status word data, etc. are provided for in the instruction set.




Figure 1.4 Status Register

VMPU-3

The 14 flexibe addressing modes, shown in Table 1.1, include six basic types:

- Register Direct
- Register Indirect
- Absolute
- Immediate
- Program Counter Relative
- Implied

Included in the register indirect addressing modes is the capability to do postincrementing, predecrementing, offsetting, and indexing. Program counter relative mode can also be modified via indexing and offsetting.

	Mode	Generation				
Data Re	rect Addressing gister Direct Register Direct	EA = Dn EA = An				
Absolute d Absolut Absolut		EA = (Next Word) EA = (Next Two Words)				
Relative	ounter Relative Addre with Offset with Index and Offse	EA = (PC) + d16 EA = (PC) + (Xn) + d8				
Register Postincr Predecr Register	direct Addresssing r Indirect rement Register Indir ement Register Indire r Indirect with Offset I Register Indirect wit	EA = (An) $EA = (An), An \leftarrow An + N$ $An \leftarrow An - N, EA = (An)$ EA = (An) + d16 EA = (An) + (Xn) + d8				
Immedi	Data Addressing ate nmediate		DATA = Next Word(s) Inherent Data			
Implied Ad Implied	dressing Register		EA = SR, USP, SSP, PC, VBR, SFC, DFC			
An = Dn =	Effective Address Address Register Data Register Address or Data Registe used as Index Register	SR = Status Register PC = Program Counter () = Contents of PT	 d8 = 8-bit Offset (Displacement) d16 = 16-bit Offset (Displacement) N = 1 for byte, 2 for word, and 4 for long word If An is the stack pointer and the operand size is byte, N = 2 to keep the stack pointer word boundary. ← =: Replaces 			

Table 1.1 Data Addressing Modes

The TLCS-68000 instruction set is shown in Table 1.2. Some additional instructions are variations or subsets of these and they appear in Table 1.3. Special emphasis has been given to the instruction set's support of structured high-level languages to facilitate ease of programming. Each instruction, with a few exceptions, operates on bytes, words, and long words and most instructions can use any of the 14 addressing modes. Combining instruction types, data types, and addressing modes, over 1000 useful instructions are provided. These instructions include signed and unsigned multiply and divide, "quick" arithmetic operations, BCD arithmetic, and expanded operations (through traps). Additionally, its high-symmetric, proprietary microcoded structure provides a sound, flexible base for the future.

1.3 SOFTWARE DEVELOPMENT

Many innovative features have been incorporated to make programming easier, faster, and more reliable.

1.3.1 Consistent Structure

The highly regular structure of the TLCS-68000 greatly simplifies the effort required to write programs in assembly language as well as high-level languages. Operations on integer data in registers and memory are independent of the data. Separate special instructions that operate on byte (8 bit), word (16 bit), and long word (32 bit) integers are not necessary. The programmer need only remember one mnemonic for each type of operation and then specify data size, source addressing mode, and destination addressing mode. This has helped keep the total number of instructions small.

The dual operand nature of many of the instructions significantly increases the flexibility and power of the TLCS-68000. Consistency is again maintained since all data registers and memory locations may be either a source or destination for most operations on integer data.

The addressing modes have been kept simple without sacrificing efficiency. All fourteen addressing modes operate consistently and are independent of the instruction operation itself. Additionally, all address registers may be used for the direct, register indirect, and indexed addressing modes (immediate, program counter relative, and absolute addressing by definition do not use address registers). For increased flexibility, any address or data register may be used as an index register. Address register consistency is maintained for stacking operations since any of the eight address registers may be utilized as user program stack pointers with the register indirect postincrement/predecrement addressing modes. Address register A7, however, is a special register that, in addition to is normal addressing capability, functions as the system stack pointer for stacking the program counter for subroutine calls as well as stacking the program counter and status register for traps and interrupts (while in the supervisor state).

Mnemonic	Description
ABCD*	Add Decimal with Extned
ADD*	Add
AND*	Logical AND
ASL*	Arithmetic Shift Left
ASR*	Arithmetic Shift Right
BCC	Branch Conditionally
BCHG	Bit Test and Change
BCLR	Bit Test and Clear
BKPT	Breakpoint
BRA	Branch Always
BSET	Bit Test and Set
BSR	Branch to Subroutine
BTST	Bit Test
CHK	Check Register Against Bounds
CLR*	Clear Operand
CMP*	Compare
DBcc	Decrement and Branch Conditionally
DIVS	Signed Divide
DIVU	Unsigend Divide
EOR*	Exclusive OR
EXG	Exchange Registers
EXT	Sign Extend
JMP	Jump
JSR	Jump to Subroutine
LEA	Load Effective Address
LINK	Link Stack
LSL*	Logical Shift Left
LSR*	Logical Shift Right

Table 1.2 Instruction Set Summary (1/2)

*: These instructions available in loop mode on TMP68010. See "APPENDIX G TMP68010 LOOP MODE OPERATIONS".

Mnemonic	Description
MOVE*	Move Source to Destination
MULS	Signed Multiply
MULU	Unsigned Multiply
NBCD*	Negate Decimal with Extend
NEG*	Negate
NOP	No Operation
NOT*	One's Complement
OR*	logical OR
PEA	Push Effective Address
RESET	Reset External Devices
ROL*	Rotate Left without Extend
ROR*	Rotate Right without Extend
ROXL*	Rotate Left with Extend
ROXR*	Rotate Right with Extend
RTD	Return and Deallocate
RTE	Return from Exception
RTR	Return and Restore
RTS	Return from Subroutine
SBCD*	Subtract Decimal with Extend
Scc	Set Conditional
STOP	Stop
SUB*	Subtract
SWAP	Swap Data Register Halves
TAS	Test and Set Operand
TRAP	Тгар
TRAPV	Trap on Overflow
TST*	Test
UNLK	Unlink

Table 1.2 Instruction Set Summary (2/2)

· · · ·

I

I

Instruction Type	Variation	Description
ADD	ADD* ADDA* ADDQ ADDI ADDX*	Add Add Address Add Quick Add Immediate Add with extend
AND	AND* ANDI ANDI to CCR ANDI to SR	Logical AND AND Immediate AND Immediate to Condition Codes AND Immediate to Status Regitster
СМР	CMP* CMPA* CMPM* CMPI	Compare Compare Address Compare Memory Compare Immediate
EOR	EOR* EORI EORI to CCR EORI to SR	Exclusive OR Exclusive OR Immediate Exclusive OR Immediate to Condition Codes Exclusive OR Immediate to Status Register
MOVE	MOVE* MOVEA* MOVEC MOVEM MOVEP MOVEQ MOVES MOVE from SR MOVE to SR MOVE to SR MOVE to CCR MOVE to CCR	Move Source to Destination Move Address Move Control Register Move Multiple Registers Move Peripheral Data Move Quick Move Alternate Address Space Move from Status Register Move to Status Register Move to Condition Codes Move to Condition Codes Move User Stack Pointer
NEG	NEG* NEGX*	Negate Negate with Extend
OR	OR* ORI ORI to CCR ORI to SR	Logical OR OR Immediate OR Immediate to Condition Codes OR Immediate to Status Register
SUB	SUB* SUBA* SUBI SUBQ SUBX*	Subtract Subtract Addres Subtract Immediate Subtract Quick Subtract with Extend

 Table 1.3
 Variations of Instruction Types

* These instructions available in loop mode on TMP68010. See "APPENDIX G TMP68010 LOOP MODE OPERATIONS".

1.3.2 Structured Modular Programming

The art of programming microprocessors has evolved rapidly in the past few years. Numerous advanced techniques have been developed to allow easier, more consistent and reliable generation of software. In general, these techniques require that the programmer be more disciplined in observing a defined programming structure such as modular programming. Modular programming allows a required function or process to be broken down in short modules or subroutines that are concisely defined and easily programmed and tested. Such a technique is greatly simplified by the availability of advanced structured assemblers and block structured high-level languages such as Pascal. Such concepts are virtually useless, however, unless parameters are easily transferred between and within software modules that operate on a reentrant and recursive basis. (To be reentrant a routine must be usable by interrupt and noninterrupt driven programs without the loss of data. A recursive routine is one that may call or use itself.) The TLCS-68000 provides the necessary architectural features to allow efficient reentrant modular programming. The LINK and UNLK instructions reduce subroutine call overhead in two complementary instructions by allowing the manipulation of linked lists of data areas on the stack. The MOVEM (Move Multiple Register) instruction also reduces subroutine call programming overhead. This allows moving, via an effective address, multiple registers that are specified by the programmer. Sixteen software trap vector are provided with the TRAP instruction and are useful in operating system call routines or user generated macro routines. Other instructions that support modern structured programming techniques are PEA (Push Effective Address), LEA (Load Effective Address), RTR (Return and Restore), RTE (Return from Exception) as well as JSR (Jump to Subroutine), BSR (Branch to Subroutine), and RTS (Return from Subroutine).

The powerful vectored priority interrupt structure of the microprocessor allows straight-foward generation of reentrant modular input/output routines. Seven maskable levels of priority with 192 vector locations and seven autovector locations provide maximum flexibility for I/O control (a total of 255 vector locations are available for interrupts, hardware traps, and software traps).

1.3.3 Improved Software Testability

The TLCS-68000 incorporates several features that reduce the chance for errors. Some of these features, such as consistent architecture and the structured modular programming capability, have already been discussed.

Of major importance to the system programmer are features that have been incorporated specifically to detect the occurrence of programming errors or bugs. Several hardware traps, provided to indicate abnormal internal conditions, detect the following error conditions:

- Word Access with an Odd Address
- Illegal Instructions
- Unimplemented Instructions
- Illegal Memory Access (Bus Error)
- Divide by Zero
- Overflow Condition Code (Separate Instruction TRAPV)
- Register Out of Bounds (CHK Instruction)
- Spurious Interrupt

Additionally, the sixteen software TRAP instructions may utilized by the programmer to provide applications-oriented error detection or correction routines.

An additional error detection tool is the CHK (Check Register Against Bounds) instruction used for array bound checking by verifying that a data register contains a valid subscript. A trap occurs if the register contents are negative or greater than a limit.

Finally, the TLCS-68000 includes a facility that allows instruction-by-instruction tracing of a program being debugged. This trace mode results in a trap being made to a tracing routine after each instruction executed. The trace mode is available to the programmer when the microprocessor is in the supervisor state as well as the user state but may only be entered while in the supervisor state. The supervisor/user states provide an additional degree of error protection for the microprocessor by allowing memory protection of selected areas of memory when an external memory management device is used.

1.4 VIRTUAL MEMORY/MACHINE CONCEPTS

The TMP68010 introduced the virtual memory/machine concept of the TLCS-68000 architecture.

In most systems using the TMP68010 as the central processor, only a franction of the 16 megabyte address space will actually contain physical memory. However, by using virtual memory techniques the system can be made to appear to the user to have 16 megabytes of physical memory available. These techniqes have been used for several years in large mainframe computers and more recently in minicomputers and now, with the TMP68010, can be fully supported in microprocessor-based systems. In a virtual memory system, a user program can be written as though it has a large amount of memory available to it when only a small amount of memory is physically present in the system. In a similar fashion, a system can be designed in such a manner as to allow user programs to access other types of devices that are not physically present in the system such as type drives, disk drives, printers, or CRTs. With proper software emulation, a physical system can be made to appear to a user program as any other computer system and the program may be given full access to all of the resources of that emulated system. Such an emulated system is called a virtual machine.

1.4.1 Virtual Memory

The basic mechanism for supporting virtual memory in computers is to provide only a limited amount of high-speed physical memory that can be accessed directly by the processor while maintaining an image of a much larger "virtual" memory on secondary storage devices such as large capacity disk drives. When the processor attempts to access a location in the virtual memory map that is not currently residing in physical memory (referred to as a page fault), the access to that location is temporarily suspended while the necessary data is fetched from the secondary storage and placed in physical memory; the suspended access is then completed. The TMP68010 provides hardware support for virtual memory with the capability of suspending an instruction's execution when a bus error is signaled and then completing the instruction after the physical memory has been updated as necessary.

The TMP68010 uses instruction continuation rather than instruction restart to support virtual memory. With instruction restart, the processor must remember the exact state of the system before each instruction is started in order to restore that state if a page fault occurs during its execution. Then, after the page fault has been repaired, the entire instruction that cauesd the fault is reexecuted. With instruction continuation, when a page fault occurs the processor stores its internal state and then after the page fault is repaired, restores that internal state and continues execution of the instruction. In order for the TMP68010 to utilize instruction continuation, it stores its internal state on the supervisor stack when a bus cycle is terminated with a bus error signal. It then loads the program counter from vector table entry number two (offset \$008) and resumes program execution at that new address. When the bus error exception handler routine has completed execution, an RTE instruction is executed which reloads the TMP68010 with the internal state stored on the stack, re-runs the faulted bus cycle, and continues the suspended instruction. Instruction continuation has the additional advantage of allowing hardware support for virtual I/O devices. Since virtual registers may be simulated in the memory map, an access to such a register will cause a fault and the function of the register can be emulated by software.

1.4.2 Virtual Machine

One typical use for a virtual machine system is in the development of software such as an operating system for another machine with hardware also under development and not available for programming use. In such a system, the governing operating system emulates the hardware of the new system and allows the operating system to be executed and debugged as though it were running on the new hardware. Since the new operating system is controlled by the governing operating system, the new one must execute at a lower privilege level than the governing operating system, so that any attempts by the new operating system to use virtual resources that are not physically present, and should be emulated, will be trapped by the governing operating system and handled in software. In the TMP68010, a virtual machine may be fully supported by running the new operating system in the user mode and the governing operating system in the supervisor mode so that any attempts to access supervisor resources or execute privileged instructions by the new operating system will cause a trap to the governing operating system.

In order to fully support a virtual machine, the TMP68010 must protect the supervisor resources from access by user programs. The one supervisor resource that is not fully protected in the TMP68000 is the system byte of the status register. In the TMP68000 and TMP68008, the MOVE from SR instruction allows user programs to test the S bit (in addition to the T bit and interrupt mask) and thus determine that they are running in the user mode. For full virtual machine support, a new operating system must not be aware of the fact that it is running in the user mode and thus should not be allowed to access the S bit. For this reason, the MOVE from SR instruction has been added to allow user program unhindered access to the condition codes. By making the MOVE from SR instruction privileged, when the new operating system attempts to access the S bit, a trap to the governing operating system will occur, and the SR image passed to the new operating system by the governing operating system will have the S bit set.

2. DATA ORGANIZATION AND ADDRESSING CAPABILITIES

2.1 INTRODUCTION

This section describes the data organization and addressing capabilities of the TLCS-68000 architecture.

2.2 OPERAND SIZE

Operand sizes are defined as follows: a byte equals 8 bits, a word equals 16 bits, and a long word equals 32 bits. The operand size for each instruction is either explicitly encoded in the instruction or implicitly defined by the instruction operation. All explicit instructions support byte, word, or long word operands. Implicit instructions support some subset of all three sizes.

2.3 DATA ORGANIZATION IN REGISTERS

The eight data registers support data operands of 1, 8, 16, or 32 bits. The seven address registers together with the active stack pointer support address operands of 32 bits.

2.3.1 Data Registers

Each data register is 32 bits wide. Byte operands occupy the low order 8 bits, word operands the low order 16 bits, and long word operands the entire 32 bits. The least significant bit is addressed as bit zero; the most significant bit is addressed as bit 31.

When a data register is used as either a source or destination operand, only the appropriate low order portion is changed; the remaining high-order portion is neither used nor changed.

2.3.2 Address Registers

Each address register and the stack pointer is 32-bits wide and holds a full 32 bit address. Address registers do not support byte sized operands. Therefore, when an address register is used as a source operand, either the low order word or the entire long word operand is used depending upon the operation size. When an address register is used as the destination operand, the entire register is affected regardless of the operation size. If the operation size is word, any other operands are sign extended to 32 bits before the operation is performed.

2.4 DATA ORGANIZATION IN MEMORY

Bytes are individually addressable with the high order byte having an even address the same as the word as shown in Figure 2.1. The low order byte has an odd address that is one count higher than the word address. Instructions and multibyte data are accessed only on word (even byte) boundaries. If a long word datum is located at address n(neven), then the second word of that datum is located at address n + 2.




Figure 2.1 Word Organization in Memory

The data types supported by the TLCS-68000 are: bit data, integer data of 8, 16, and 32-bit addresses, and binary coded decimal data. Each of these data types is put in memory as shown in Figure 2.2. The numbers indicate the order in which the data would be accessed from the processor. For convenience, the organization of data in memory for the TMP68008 is shown in Figure 2-3. The appearance to the programmer, however, is identical to the TMP68000, and TMP68010.

							T DA TE =	TA 8 BIT	5						
			7	6	5	4		3	-	2	1	0	_		
						EGER [YTE = 8							_		
15 1	4	13	12	11	10	9 8	3	7	6	5	4	3	2	1	0
MSB			BYT	E 0		LS	B		_		BYT	E 1			
			BYT	E 2							BYT	E 3			
					1 WC	DRD = '	16 BI	TS							
15 1	4	13	12	11	10	9 8	8	7	6	5	4	3	2	1	0
MSB						N	/ORE	0						L	SB
						W	ORD) 1							
						W	ORD	2							
EV	ΕN	BYTES										(DDD B	YTES	
76	5	5	4	3	2	1 (5	7	6	5	4	3	2	1	0
					1 LON										
	4	13	12	11	10	9 8	B	7	6	5	4	3	2	1	
MSB		LONG	WOR	DO				HOR							
							LOV	VORI	DER					L	SB
		LONG													
I						DDRES		RITS							
15 1	4	13	12	11	10			7	6	5	4	3	2	1	0
MSB							HIG	H OR	DER			11 and 1			
+		ADI	ORESS	50			LOV	VOR	DER					 I	SB
		ADI	ORESS	5 1											
		ADI	ORESS	52											
MSB = M LSB = LE					2 BINAI	RY COI		IMAL DECII			TS = 1	BYTE			
15 1	4	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MSD		BCDO			BCD1	L	SD		B	CD2			BCD)3	
		BCD4			BCD5				B	CD6			BCD)7	
MSD = M	OS	T SIGNIF	ICANT	DIGIT											

MSD = MOST SIGNIFICANT DIGIT LSD = LEAST SIGNIFICANT DIGIT

Figure 2.2 Data Organization In Memory




Figure 2.3 Memory Data Organization of the TMP68008

2.5 ADDRESSING

Instructions for the TLCS-68000 contain two kinds of information: the type of function to be performed and the location of the operand(s) on which to perform that function. The methods used to locate (address) the operand(s) are explained in the following paragraphs.

Instructions specify an operand location in one of three ways:

•	Register Specification	-	the number of the register is given in the register field of the instruction.
	Effective Address		use of the different effective address modes.

• Implicit Reference - the definition of certain instructions implies the use of specific registers.

2.6 INSTRUCTION FORMAT

Instruction are from one to five words in length as shown in Figure 2.4. The length of the instruction and the operation to be performed is specified by the first word of the instruction which is called the operation word. The remaining words further specify the operands. These words are either immediate operands or extensions to the effective addres mode specified in the operation word.




Figure 2.4 Instruction Format

2.7 PROGRAM/DATA REFERENCES

The TLCS-68000 separates memory references into two classes: program references and data references. Program references, as the name implies, are references to that section of memory that contains the program being executed. Data references refer to that section of memory that contains data. Generally, operand reads are from the data space. All operand writes are to the data space.

2.8 <u>REGISTER NOTATION</u>

Appendix B contains a description of each instruction operation and identifies the registers using the following mnemonics:

- An Address Register (n specifies the register number)
- Dn Data Register (n specifies the register number)
- Xn Any Register, Address or Data (n specifies the register number)
- PC Program Counter
- SR Status Register
- CCR Condition Code Half of the Status Register
- SP The Active Stack Pointer (either user or supervisor)
- USP User Stack Pointer
- SSP Supervisor Stack Pointer
- d8 8-bit Displacement Value
- d16 16-bit Displacement Value
- disp Displacement Value (d8 or d16)
- N Operand Size in Bytes (1, 2, 4)
- SFC, DFC Source/Destination Function Code Register
- VBR Vector Base Register

2.9 ADDRESS REGISTER INDIRECT NOTATION

When an address register is used to point to a memory location, the addressing mode is called address register indirect. The term indirect is used because the operation of the instruction is not directed to the address itself, but to the memory location pointed to by the address register. The descriptive symbol for the indirect mode is an address register designation in parenthesis, i. e., (An).

2.10 <u>REGISTER SPECIFICATION</u>

The register field within an instruction specifies the register to be used. Other fields within the instruction specify whether the register selected is an address or data register and how the register is to be used.

2.11 EFFECTIVE ADDRESS

Most instructions specify the location of an operand by using the effective address field in the operation word. For example, Figure 2.5 shows the general format of the single effective address instruction operation word. The effective address is composed of two 3-bit fields: the mode field and the register field. The value in the mode field selects the different address modes. The register field contains the number of a register. The effective address field may require additional information to fully specify the operand. This additional information, called the effective address extension, is contained in a following word or words and is considered part of the instruction as shown in Figure 2.4. The effective address modes are grouped into three categories: register direct, memory addressing, and special.

		E١	/EN B`	ΥTE				1	0	DD BYT	E					I
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	1
15	14	13	12	11	10	9	8	7	6	. 5	4	3	2	1	0	
×	×	×	×	×	×	×	×	×	×	MODE	EFF	ECTIVE A	DDRESS	REGIS	TER	

Figure 2.5 Single-Effective-Address-Instruction Operation - General Format

2.11.1 Register Direct Modes

These effective addressing modes specify that the operand is in one of the 16 multifunction registers.

2.11.1.1 Data Register Direct

The operand is in the data register specified by the effective address register field.

GENERATION :	EA = Dn			
ASSEMBLER SYNTAX :	Dn			
MODE :	000		31	0
REGISTER :	n	DATA REGISTER Dn	OPERAND	

2.11.1.2 Address Register Direct

The operand is in the address register specified by the effective address register field.

GENERATION :	EA = An			
ASSEMBLER SYNTAX :	An			
MODE :	001		31	0
REGISTER :	n	ADDRESS REGISTER An	OPERAND	

2.11.2 Memory Address Modes

These effective addressing modes specify that the operand is in memory and provide the sepcific address of the operand.


2.11.2.1 Address Register Indirect

The address of the operand is in the address register specified by the register field. The reference is classified as a data reference with the exception of the jump and jump to subroutine instructions.

GENERATION : ASSEMBLER SYNTAX :	EA = (An) (An)		
MODE :	010		
REGISTER :	n	ADDRESS REGISTER An	31 0 MEMORY ADDRESS
		MEMORY ADDRESS	OPERAND

2.11.2.2 Address Register Indirect with Postincrement


The address of the operand is in the address register specified by the register field. After the operand address is used, it is incremented by one, two, or four depending upon whether the size of the operand is byte, word, or long word. If the address register is the stack pointer and the operand size is byte, the address is incremented by two rather than one to keep the stack pointer on a word boundary. The reference is classified as a data reference.



2.11.2.3 Address Register Indirect with Predecrement


The address of the operand is in the address register specified by the register field. Before the operand address is used, it is decremented by one, two, or four depending upon whether the operand size is byte, word, or long word. If the address register is the stack pointer and the operand size is byte, the address is decremented by two rather than one to keep the stack pointer on a word boundary. The reference is classified as a data reference.

1



2.11.2.4 Address Register Indirect with Displacement

This address mode requires one word of extension. The address of the operand is the sum of the address in the address register and the sign-extended 16-bit displacement integer in the extension word. The reference is classified as a data reference with the exception of the jump and jump to subroutine instructions.




2.11.2.5 Address Register Inderect with Index

This address mode requires one word of extension formatted as shown below.

		E١	/EN B`	YTE			ODD BYTE								
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
D/A	D/A REGISTER W/L 0 0					0 DISPLACEMENT INTEGER									
		Bit 19 Bit 14 Bit 17	0 - 1 - 4~12	Data Add – I Inde Sigr		ster egiste regist nded,	er nur Iow c	nber	ntege r	r in in	dex re	gister			

The address of the operand is the sum of the address in the address register, the signextended displacement integer in the low order eight bits of the extension word, and the contents of the index register. The reference is classified as a data reference with the exception of the jump and jump to subroutine instructions. The size of the index register does not affect the execution time of the instructions.



2.11.3 Special Address Modes

The special address modes use the effective address register field to specify the special addressing mode instead of a register number.


2.11.3.1 Absolute Short Address

This address mode requires one word of extension. The address of the operand is in the extension word. The 16-bit address is sign extended before it is used. The reference is classified as a reference with the exception of the jump and jump to subroutine instructions.

GENERATION :	EA GIVEN	
ASSEMBLER SYNTAX :	Abs.W	
MODE :	111	
REGISTER :	000	
		15 0
	EXTENSION	SIGN-EXTENDED MEMORY ADDRESS
	WORD	
	MEMORY ADDRESS	OPERAND
	WORD	


2.11.3.2 Absolute Long Address

The address mode requires two words of extension. The address of the operand is developed by the concatenation of the extension words. The high-order part of the address is the first extension word; the low order part of the address is the second extension word. The reference is classified as a data reference with the exception of the jump and jump to subroutine instructions.



2.11.3.3 Program Counter with Displacement

This address mode requires one word of extension. The address of the operand is the sum of the address in the program counter and the sign-extended 16-bit displacement integer in the extension word. The value in the program counter is the address of the extension word. The reference is classified as a program reference.



2.11.3.4 Program Counter with Index

This address mode requires one word of extension formatted as shown below.

I	EVEN BYTE								ł	OD	D BYI	E				
	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	D/A REGISTER W/L 0 0						0	0		DI	SPLAC	EMEN	NT INT	EGER		
	Bit 15 – Index register indicator 0 – Data register 1 – Address register Bit 14 through 12 – Index register number Bit 11 – Index size 0 – Sign-extended, low order integer in index register 1 – Long value in index register															

The address is the sum of the address in the program counter, the sign-extended displacement integer in the lower eight bits of the extension word, and the contents of the index register. The value in the program counter is the address of the extension word. This reference is classified as a program reference. The size of the index register does not affect the execution time of the instruction.

GENERATION :	En = (PC) + (Xn) + d8	
ASSEMBLER SYNTAX :	d8 (PC, Xn.W)	
	d8 (PC, Xn.L)	
MODE :	111	
REGISTER :	011	
		31 0
	PROGRAM COUNTER	MEMORY ADDRESS
	EXTENSION WORD	7 0 SIGN EXTENDED INTEGER
	INDEX REGISTER	$\begin{array}{ccc} 31/15 & 0 \\ \hline \\ \hline \\ \text{SIGN EXTENDED INTEGER} \\ 31 & $
	MEMORY ADDRESS	OPERAND

2.11.3.5 Immediate Data

This address mode requires either one or two words of extension depending on the size of the operation.

Byte Operation - operand is low order byte of extension word

Word Operation - operand is extension word

Long Word Operation - operand is in the two extension words, high order 16-bits are in the first extension word, low order 16 bits are in the second extension word.

		I
GENERATION :	OPERAND GIVEN	I
ASSEMBLER SYNTAX :	# <data></data>	I
MODE :	111	
REGISTER :	100	
		1

The extension word formats are shown below:

EVEN BYTE								ł	OD	D BY1	ΓE				
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0				BYT	E			
OR															
							WOF	RD							
OR	OR														
LONG WORD]						
	LONG WORD						/ ORD	ER							

2.11.4 Effective Address Encoding Summary

Table 2.1 is a summary of the effective addressing modes discussed in the previous paragraphs.

 Table 2.1
 Effective Address Encoding Summary

Addressing Mode	Mode	Register
Data Regiser Direct	000	Register Number
Address Register Direct	001	Register Number
Address Register Indirect	010	Register Number
Address Register Indirect with Postincrement	011	Register Number
Address Register Indirect with Predecrement	100	Register Number
Address Register Indirect with Displacement	101	Register Number
Address Register Indirect with Index	110	Register Number
Absolute Short	111	000
Absolute Long	111	001
Program Counter with Displacement	111	010
Program Counter wiht Index	111	011
Immediate	111	100

2.12 IMPLICIT REFERENCE

Some instructions make implicit reference to the program counter (PC), the system stack pointer (SP), the supervisor stack pointer (SSP), the user stack pointer (USP), or the status register (SR). Table 2.2 provides a list of these instructions and the registers implied.

Instruction	Implied Register(s)
Branch Conditional (Bcc), Branch Always (BRA)	РС
Branch to Subroutine (BSR)	PC, SP
Check Register Against Bounds (CHK)	SSP, SR
Test Condition, Decrement and Branch (DBcc)	РС
Signed Divide (DIVS)	SSP, SR
Unsigned Divide (DIVU)	SSP, SR
Jump (JMP)	PC
Jump to Subroutine (JSR)	PC, SP
Link and Allocate (LINK)	PC, SP
Move Condition Codes (MOVE CCR)	SR
Move Control Register (MOVEC)	VBR, SFC, DFC
Move Alternate Address Space (MOVES)	SFC, DFC
Move Status Register (MOVE SR)	SR
Move User Stack Pointer (MOVE USP)	USP
Push Effective Address (PEA)	SP
Return and Deallocate (RTD)	PC, SP
Return from Exception (RTE)	PC, SP, SR
Return and Restore Condition Codes (RTR)	PC, SP, SR
Return from Subroutine (RTS)	PC, SP
Trap (TRAP)	SSP, SR
Trap on Overflow (TRAPV)	SSP, SR
Unlink (UNLK)	SP
Logical Immediate to CCR	SP
Logical Immediate to SR	SP

Table 2.2	Implicit Instruction Reference Summary

2.13 STACK AND QUEUES

In addition to supporting the array data structure with the index addressing mode, the TLCS-68000 also supports stack and queue data structures with the address register indirect postincrement and predecrement addressing modes. A stack is a last-in-firstout (LIFO) list, a queue is a first-in-first-out (FIFO) list. When data is added to a stack or queue, it is "pushed" onto the structure; when it is removed, it is "pulled" from the structure.

The system stack is used implicitly by many instructions; user stacks and queues may be created and maintained through the addressing modes.

2.13.1 System Stack

Address register seven (A7) is the system stack pointer (SP). The system stack pointer is either the supervisor stack pointer (SSP) or the user stack pointer (USP), depending on the state of the S bit in the status register. If the S bit indicates supervisor state, the SSP is the active system stack pointer and the USP cannot be referenced as an address register. If the S bit indicates user state, the USP is the active system stack pointer and the SSP cannot be referenced. Each system stack fills from high memory to low memory. The address mode -(SP) creates a new item on the active system stack and the address mode (SP) + deletes an item from the active system stack.

The program counter is saved on the active system stack on subroutine calls and restored from the active system stack on returns. On the other hand, both the program counter and the status register are saved on the supervisor stack during the processing of traps and interrupts. Thus, the correct execution of the supervisor state code is not dependent on the behavior of user code and user programs may use the user stack pointer arbitrarily.

In order to keep data on the system stack aligned properly, data entry on the stack is restricted so that data is always put in the stack on a word boundary. Thus, byte data is pushed on or pulled from the system stack in the high half of the word; the lower half is unchanged.

2.13.2 User Stacks

User stacks can be implemented and manipulated by employing the address register indirect with postincrement and predecrement addressing modes. Using an address register (one of $A0 \sim A6$), the user may implement stacks which are filled either from high memory to low memory, or vice versa. The important things to remember are:


- using predecrement, the register is decremented before its contents are used as the pointer into the stack;
- using postincrement, the register is incremented after its contents are used as the pointer into the stack;
- byte data must be put on the stack in pairs when mixed with word or long data so that the stack will not misaligned when the data is retrieved. Word and long accesses must be on word boundary (even) addresses.

Stack growth from high to low memory is implemented with

-(An) to push data on the stack,

(An) + to pull data from the stack.

After either a push or a pull operation, register An points to the last (top) item on the stack. This is illustrated as:




Stack growth from low to high memory is implemented with

(An) + to push data on the stack,

-(An) to pull data from the stack.

After either a push or a pull operation, register An points to the next available space on the stack. This is illustrated as:



2.13.3 Queues


User queues can be implemented and mainpulated with the address register indirect with postincrement or predecrement addressing modes. Using a pair of address registers (two of $A0 \sim A6$), the user may implement queues which are filled either from high memory to low memory, or vice versa. Because queues are pushed from one end and pulled from the other, two registers are used: the put and get pointers.

Queue growth from low to high memory is implemented with

(An) + to put data into the queue,

(Am) + to get data from the queue

After a put operation, the put address register points to the next available space in the queue and the unchanged get address register points to the next item to remove from the queue. After a get operation, the get address register points to the next item to remove from the queue and the unchanged put address register points to the next available space in the queue. This is illustrated as:




If the queue is to be implemented as a circular buffer, the address register should be checked and, if necessary, adjusted before the put or get operation is performed. The address register is adjusted by subtracting the buffer length (in bytes).

Queue growth from high to low memory is implemented with

-(An) : to put data into the queue,

-(Am) : to get data from the queue

After a put operation, the put address register points to the last item put in the queue and the unchanged get address register points to the last item removed from the queue. After a get operation, the get address register points to the last item removed from the queue and the unchanged put address register points to the last item put in the queue. This is illustrated as:



If the queue is to be implemented as a circular buffer, the get or put operation should be performed first, and then the address register should be checked and, if necessary, adjusted. The address register is adjusted by adding the buffer length (in bytes).

3. INSTRUCTION SET SUMMARY

3.1 INTRODUCTION

This section contains an overview of the TLCS-68000 architecture instruction set. The instructions from a set of tools to perform the following operations:

Data Movement	Bit Field Manipulation
Integer Arithmetic	Binary Coded Decimal Arithmetic
Logical	Program Control
Shift and Rotate	System Control
Bit Manipulation	Multiprocessor Communications

The complete range of instruction capabilities combined with the flexible addressing modes described previously provide a very flexible base for program development. Detailed information about each instruction is given in Appendix B.

Instructions available only on the TMP68010 or which behave differently on the TMP68010 are highlighted.

The following notations will be used throughout this section.

An	=	any address register, A0-A7
Dn	=	any data register, D0-D7
Xn	=	any address or data register
CCR	=	condition code register (lower byte of status register)
сс	=	condition codes from CCR
SP	=	active stack pointer
USP	=	user stack pointer
SSP	=	supervisor stack pointer
DFC	=	destination function code register
SFC	=	source function code register
Rc	=	control register (VBR, SFC, DFC)
d8	=	8-bit displacement
d16	=	16-bit displacement
disp	=	d8 or d16
<ea></ea>	=	effective address
list	=	list of registers, e.g., D0-D3
# < data >	=	immediate data; a literal integer
label	=	assemby program label
[7]	=	bit 7 of respective operand
[31:24]	=	bits 31~24 of operand; i.e., high order byte of a register
Х	=	extend (X) bit in CCR
Ν	=	negative (N) bit in CCR

 $\vec{Z} = \text{zero}(Z)$ bit in CCR

- \sim = invert; operand is logically complemented
- $\Lambda = \text{logical AND}$
- V = logical OR
- \oplus = logical exclusive OR

3.2 DATA MOVEMENT OPERATIONS

The basic means of address and data manipulation (transfer and storage) is accomplished by the move (MOVE) instruction and its associated effective addressing modes. Data movement instructions allow byte, word, and long word operands to be transferred from memory to memory, memory to register, register to memory, and register to register. Address movement instructions (MOVE or MOVEA) allow word and long word operand transfers to ensure that only legal address manipulations are executed. In addition to the general MOVE instruction there are several data movement instructions: move multiple registers (MOVEM), move peripheral data (MOVEP), move quick (MOVEQ), exchange registers (EXG), load effective address (LEA), push effective address (PEA), link stack (LINK), unlink stack(UNLK). Table 3.1 is a summary of the data movement operations.

Instruction	Operand Size	Operation
EXG	32	Xn↔Xn
LEA	32	<ea>→An</ea>
		$An \rightarrow - (SP)$
LINK	_	SP→An
		SP + d16→SP
MOVE	8, 16, 32	(<ea>)→<ea></ea></ea>
MOVEA	16, 32	(<ea>)→An</ea>
MOVEC	32	Xn→Rc
		Rc→Xn
MOVEM	16, 32	(<ea>)→An, Dn</ea>
		An, Dn→ <ea></ea>
MOVES	8, 16, 32	(<ea>)→Xn</ea>
		Xn→ <ea></ea>
MOVEP	16, 32	(<ea>)→Dn</ea>
		Dn→ <ea></ea>
MOVEQ	8	# <data>→Dn</data>
PEA	32	$\langle ea \rangle \rightarrow - (SP)$
SWAP	32	Dn[31:16]↔Dn[15:0]
UNLK		An→SP
		(SP) + →An

Table 3.1 Data Movement Operations

3.3 INTEGER ARITHMETIC OPERATIONS

The arithmetic operations include the four basic operations of add (ADD), subtract (SUB), multiply (MUL), and divide (DIV) as well as arithmetic compare (CMP, CMPM), clear (CLR), and negate (NEG). The ADD, CMP, and SUB instructions are available for both address and data operations, with data operations accepting all operand sizes. Address operations are limited to legal address size operands (16 or 32 bits). The clear and negate instructions may be used on all sizes of data operands.

The MUL and DIV operations are available for signed and unsigned operands using word multiply to produce a long word product, and a long word dividend with word divisor to produce a word quotient with a word remainder.

Multiprecision and mixed size arithmetic can be accomplished using a set of extended instructions. These instructions are: add extended (ADDX), subtract extended (SUBX), sign extend (EXT), and negate binary with extend (NEGX).

Refer to Table 3.2 for a summary of the integer arithmetic operations.

InstructionOperand SizeOperationADD8, 12, 32 $Dn + (\langle ea \rangle) \rightarrow Dn$ $(\langle ea \rangle) + Dn \rightarrow \langle ea \rangle$ $(\langle ea \rangle) + \# \langle data \rangle \rightarrow \langle ea \rangle$ $(\langle ea \rangle) + \# \langle data \rangle \rightarrow \langle ea \rangle$ ADDA16, 32 $An + (\langle ea \rangle) \rightarrow An$ ADDX8, 16, 32 $Dx + Dy + X \rightarrow Dx$ 16, 22 $(\langle An \rangle) = \langle An \rangle = \langle An \rangle$	
ADDA16, 32 $Dx + Dn \rightarrow $ (<ea>) + # <data> → <ea< th="">ADDX8, 16, 32$Dx + Dy + X \rightarrow Dx$</ea<></data></ea>	
ADDA16, 32 $An + () \rightarrow An$ ADDX8, 16, 32 $Dx + Dy + X \rightarrow Dx$	
ADDA 16, 32 An + (<ea>)→An ADDX 8, 16, 32 Dx + Dy + X→Dx</ea>	
ADDX 8, 16, 32 Dx + Dy + X→Dx	1>
16, 32 − (An) + − (An) + X→(An)	
CLR 8, 16, 32 0→ <ea></ea>	
CMP 8, 16, 32 Dn – (<ea>)</ea>	
(EA) – # < data >	
(Ax) + - (Ay) +	
CMPA 16, 32 An – (<ea>)</ea>	
DIVS 32 ÷ 16 Dn ÷ (<ea>)→Dn</ea>	
DIVU 32÷16 Dn÷(<ea>)→Dn</ea>	
EXT 8→16 (Dn)8→Dn16	
16→32 (Dn)16→Dn32	
MULS $16 \times 16 \rightarrow 32$ Dn × (<ea>)\rightarrowDn</ea>	
MULU $16 \times 16 \rightarrow 32$ $Dn \times (\langle ea \rangle) \rightarrow Dn$	
NEG 8, 16, 32 0−(<ea>)→Dn</ea>	
NEGX 8, 16, 32 0-(<ea>)-X→<ea></ea></ea>	
SUB 8, 16, 32 Dn – (<ea>)→Dn</ea>	
(<ea>) – Dn→<ea></ea></ea>	
(<ea>)-#<data>→<ea< td=""><td>></td></ea<></data></ea>	>
SUBA 16, 32 An – (<ea>)→An</ea>	
SUBX 8, 16, 32 Dx − Dy − X→Dx	
$-(Ax)(Ay) - X \rightarrow (Ax)$	
TAS 8 (<ea>)-0, 1→EA[7]</ea>	
TST 8, 16, 32 (<ea>)-0</ea>	

Table 3.2 Integer Arithmetic Operations

3.4 LOGICAL OPERATIONS

Logical operation instructions AND, OR, EOR, and NOT are available for all sizes of integer data operands. A similar set of immediate instructions (ANDI, ORI, EOR, and EORI) provide these logical operations with all sizes of immediate data. TST is an arithmetic comparison of the operand with zero which is then reflected in the condition codes. Table 3.3 is a summary of the logical operations.

Instruction	Operand Size	Operation
AND	8, 16, 32	$Dn \land (\langle ea \rangle) \rightarrow Dn$ ($\langle ea \rangle$) $\land Dn \rightarrow \langle ea \rangle$ ($\langle ea \rangle$) $\land \# \langle data \rangle \rightarrow \langle ea \rangle$
OR	8, 16, 32	$Dn \lor (\langle ea \rangle) \rightarrow Dn$ $(\langle ea \rangle) \lor Dn \rightarrow \langle ea \rangle$ $(\langle ea \rangle) \lor H \langle data \rangle \rightarrow \langle ea \rangle$
EOR	8, 16, 32	$(\langle ea \rangle) \oplus Dn \rightarrow \langle ea \rangle$ $(\langle ea \rangle) \oplus \# \langle data \rangle \rightarrow \langle ea \rangle$
NOT	8, 16, 32	$\sim (\langle ea \rangle) \rightarrow \langle ea \rangle$

Table 3.3	Logical (Derations
1 0010 0.0	LUGICAL	peranons

3.5 SHIFT AND ROTATE OPERATIONS

Shift operations in both directions are provided by the arithmetic shift instructions ASR and ASL, and logical shift instruction LSR and LSL. The rotate instructions (with and without extend) available are ROR, ROL, ROXR, and ROXL.

All shift and rotate operations can be performed on either registers or memory.

Register shifts and rotates support all operand sizes and allow a shift count (from one to eight) to be specified in the instruction operation word or a shift count (modulo 64) to be specified in a register.

Memory shifts and rotates are for word operands only and allow only single-bit shifts or rotates. The SWAP instruction exchanges the 16-bit halves of a register. Performance of shift/rotate instructions is enhanced so that use of the ROR or ROL instructions with a shift count of eight allows fast byte swapping.

Instruction	Operand Size	Operation
ASL	8, 16, 32	X/C - 0
ASR	8, 16, 32	→→ X/C
LSL	8, 16, 32	X/C 0
LSR	8, 16, 32	0 → X/C
ROL	8, 16, 32	C ◀ ← − − − ←
ROR	8, 16, 32	
ROXL	8, 16, 32	C - X -
ROXR	8, 16, 32	
SWAP	32	Dn MSW LSW

Table 3.4 Shift and Rotate Operations

3.6 BIT MANIPULATION OPERATIONS

Bit manipulation operations are accomplished using the following instructions: bit test (BTST), bit test and set (BSET), bit test and clear (BCLR), and bit test and change (BCHG). All bit manipulation operations can be performed on either registers or memory, with the bit number specified as immediate data or by the contents of a data register. Register operands are always 32-bits, while memory operands are always 8 bits. Table 3.5 is a summary of the bit manipulation operations. (Z is bit 2, the "zero" bit, of the status register.)

Instruction	Operand Syntax	Operation
BTST	8, 32	~ (<bit number="">of Destination)\rightarrowZ</bit>
BSET	8, 32	~ (<bit number="">of Destination) →Z; 1→Bit of Destination</bit>
BCLR	8, 32	~ (<bit number="">of Destination) →Z;0→Bit of Destination</bit>
BCHG	8, 32	~ (<bit number="">of Destination) →Z→Bit of Destination</bit>

3.7 BINARY CODED DECIMAL OPERATIONS

Multiprecision arithmetic operations on binary coded decimal numbers are accomplished using the following instructions: add decimal with extend (ABCD), subtract decimal with extend (SBCD), and negate decimal with extend (NBCD). Table 3.6 is a summary of the binary coded decimal operations.

Instruction	Operand Size	Operation
ABCD	8	$Dx_{10} + Dy_{10} + X \rightarrow Dx$ -(Ax) ₁₀ + -(Ay) ₁₀ + X \rightarrow (Ax)
SBCD	8	$Dx_{10} - Dy_{10} - X \rightarrow Dx - (Ax)_{10} (Ay)_{10} - X \rightarrow (Ax)$
NBCD	8	$0 - (\langle ea \rangle)_{10} - X \rightarrow \langle ea \rangle$

Table 3.6	Binary	Coded	Decimal	0	perations
1 0010 0.0	DITUT	ooucu	Doomaa	~	perations

3.8 PROGRAM CONTROL OPERTIONS

Program control operations are accomplished using a set of conditional and unconditional branch instructions and return instructions. These instructions are summarized in Table 3.7. I

Instructi	on	Operation
Conditional		
	Bcc	If Condition True, Then PC + disp \rightarrow PC
	DBcc	If Condition False, Then Dn – 1→Dn If Dn ≠ – 1, Then PC + d16→PC
	Scc	If Condition True, Then 1's→Destination; Else 0's→Destination
Uncondition	al	
	BRA	PC + disp→PC
	BSR	$SP - 4 \rightarrow SP; PC \rightarrow (SP); PC + disp \rightarrow PC$
	JMP	Destination→PC
	JSR	SP – $4 \rightarrow$ SP; PC \rightarrow (SP); Destinaiton \rightarrow PC
	NOP	PC + 2→PC
Returns		
	RTD	$(SP) \rightarrow PC; SP + 4 + d16 \rightarrow SP$
	RTR	$(SP) \rightarrow CCR; SP + 2 \rightarrow SP; (SP) \rightarrow PC; SP + 4 \rightarrow SP$
	RTS	$(SP) \rightarrow PC; PC + 4 \rightarrow SP$

Table 3.7 Prp	ogram Control	Operations
---------------	---------------	------------

The conditional instructions provide testing and branching for the following conditions:

CC – carry clear	LS - low or same
CS – carry set	LT - less than
EQ — equal	MI — minus
F – never true*	NE — not equal
GE — greater or equal	PL - plus
GT – greater than	T − always true*
HI – high	VC - overflow clear
LE – less or equal	VS – overflow set

* : Not available for the Bcc instructions; use BRA for T and NOP for F.

3.9 SYSTEM CONTROL OPERATIONS

System control oprations are accomplished by using privileged instructions, trap generating instructions, and instructions that use or modify the condition code register. These instructions are summarized in Table 3.8. In the TMP68010, the MOVE from SR instruction has been made privileged and the MOVE from CCR has been added. For more detail see "1.4 VIRTUAL MEMORY/MACHINE CONCEPTS".

Instruction	Operation
Privilleged ANDI to SR EORI to SR ORI to SR MOVE EA to SR MOVE SR to EA MOVE USP MOVEC MOVES RESET RTE	Immediate Data \land SR \rightarrow SR Immediate Data \oplus SR \rightarrow SR Immediate Data \lor SR \rightarrow SR Source \rightarrow SR SR \rightarrow Destination USP \rightarrow An An \rightarrow USP Rc \rightarrow Xn Xn \rightarrow Rc Xn \rightarrow Destination Using DFC Source Using SFC \rightarrow Xn Assert RESET line (CR) \sim SP SP CP (SP) \sim PC (SP) (A \sim SP)
STOP	(SP)→SR; SP + 2→SP; (SP)→PC; SP + 4→SP; Restore Stack According to Format Immediate Data→SR; STOP
Trap Generating TRAP	SSP – 2 \rightarrow SSP; Format and Vector OFfset \rightarrow (SSP); SSP – 4 \rightarrow SSP; PC \rightarrow (SSP);SSP – 2 \rightarrow SSP;
ТКАРV СНК ВКРТ	SR→(SSP); Vector Address→PC If V Then Take Overflow TRAP EXception If Dn<0 or Dn>(ea), Then CHK Exception Execute Breakpoint Acknowiedge Bus Cycle; Trap as illegal Instsruction
ILLEGAL	SSP – 2→SSP; Vector Offset→(SSP); SSP – 4→SSP; PC→(SSP); SSP – 2→SSP; SR→(SSP); Illegal Instruction Vector Address→PC
Condition Code Register ANDI to CCR EORI to CCR ORI to CCR MOVE EA to CCR MOVE CCR to EA	Immediata Data A CCR→CCR Immediate Data⊕ CCR→CCR Immediate Data V SR→SR Source→CCR CCR→Destination

Table 3.8	System	Control	Operations
-----------	--------	---------	------------

3.10 MULTIPROCESSOR OPERATIONS

Communication between the TLCS-68000 Family of microprocessors is supported by the TAS instruction which executes indivisible read-modify-write bus cycles. See Table 3.9.

Instruction	Operand Size	Operation
TAS	8	Destination – 0; Set Condition Codes; $1 \rightarrow Destination (7)$

Table 3.9Multiprocessor Operations

4. EXCEPTION PROCESSING

4.1 INTRODUCTION

This section describes the actions of the TLCS-68000 which are outside the normal processing associated with the execution of instructions. The functions of the bits in the supervisor portion of the status register are covered: the supervisor/user bit, the trace enable bit, and the processor priority mask. Finally, the sequence of memory references and actions taken by the processor on exception conditions is detailed.

The processor is always in one of three processing states: normal, exception, or halted. The normal processing state is that associated with instruction execution; the memory references are to fetch instructions and operands, and to store results. A special case of the normal state is the stopped state which the processor enters when a STOP instruction is executed. In this state, no further memory references are made.

An additional special case of the normal state exists in the TMP68010, the loop mode, which may be entered when a DBcc instruction is executed. In loop mode, only operand fetches occur. See "APPENDIX G TMP68010 LOOP MODE OPERATION".

The exception processing state is associated with interrupts, trap instructions, tracing, and other exceptional conditions. The exception may be internally generated by an instruction or by an unusual condition arising during the execution of an instruction. Externally, exception processing can be forced by an interrupt, by a bus error, or by a reset. Exception processing is designed to provide an efficient context switch so that the processor may handle unusual conditions.

The halted processing state is an indication of catastrophic hardware failure. For example, if during the exception processing of a bus error another bus error occurs, the processor assumes that the system is unusable and halts. Only an external reset can restart a halted processor. Note that a processor in the stopped state is not in the halted state, nor vice versa.

4.2 PRIVILEGE STATES

The processor operates in one of two states of privilege: the user state or the supervisor state. The privilege state determines which operations are legal, is used by the external memory management device to control and translate accesses, and is used to choose between the supervisor stack pointer and the user stack pointer in instruction references.

The privilege state is a mechanism for providing security in a computer system. Programs should access only their own code and data areas and ought to be restricted from accessing information which they do not need and must not modify. The privilege mechanism provides security by allowing most programs to execute in user state. In this state, the accesses are controlled and the effects on other parts of the system are limited. The operating system executes in the supervisor state, has access to all resources, and performs the overhead tasks for the user state programs.

4.2.1 Supervisor State

The supervisor state is the higher state of privilege. For instruction execution, the supervisor state is determined by the S bit of the status register; if the S bit is asserted (high), the processor is in the supervisor state. All instructions can be executed in the supervisor state. The bus cycles generated by instructions executed in the supervisor state are classified as supervisor references. While the processor is in the supervisor privilege state, those instructions which use either the system stack pointer implicitly or address register seven explicitly access the supervisor stack pointer.

All exception processing is done in the supervisor state, regardless of the state of the S bit when the exception occurs. The bus cycles generated during exception processing are classified as supervisor references. All stacking operations during exception processing use the supervisor stack pointer.

4.2.2 User State

The user state is the lower state of privilege. For instruction execution, the user state is determined by the S bit of the status register; if the S bit is negated (low), the processor is executing instructions in the user state.

Most instructions execute identically in user state and in the supervisor state. However, some instructions which have important system effects are mode privilege. User programs are not permitted to execute the STOP instruction or the RESET instruction. To ensure that a user program cannot enter the supervisor state except in a controlled manner, the instructions which modify the whole status register are privileged. To aid in debugging programs which are to be used as operating systems, the move to user stack pointer (MOVE to USP) and move from user stack pointer (MOVE from USP) instructions are also privileged.

To implement virtual machine concepts in the TMP68010, the move from status register (MOVE from SR), move to/from control register (MOVEC), and move alternate address space (MOVES) instructions are also privileged.

The bus cycles generated by an instruction executed in user state are classified as user state references. This allows an external memory management device to translate the address and the control access to protected portions of the address space. While the processor is in the user privilege state, those instructions which use either the system stack pointer implicitly or address register seven explicitly access the user stack pointer.

4.2.3 Privilege State Changes

Once the processor is in the user state and executing instructions, only exception processing can change the privilege state. During exception processing, the current state of the S bit of the status register is saved and the S bit is asserted, putting the processor in the supervisor state. Therefore, when instruction execution resumes at the address specified to process the exception, the processor is in the supervisor privilege state.

The transition from supervisor to user state can be accomplished by any of four instructions: return from exception (RTE), move to status register (MOVE word to SR), AND immediate to status register (ANDI to SR), and exclusive OR immediate to status register (EORI to SR). The RTE instruction fetches the new status register and program counter from the supervisor stack, loads each into its respective register, and then begins the instruction fetch at the new program counter address in the privilege state determined by the S bit of the new contents of the status register. The MOVE, ANDI, and EORI to status register instructions each fetch all operands in the supervisor state, perform the appropriate update to the status register, and then fetch the next instruction at the next sequential program counter address in the privilege state determined by the next sequential program counter address in the privilege state

4.2.4 Reference Classification

When the processor makes a reference, it classifies the kind of reference being made, using the encoding of the three function code output lines. This allows external translation of addresses, control of access, and differentiation of special processor states, such as interrupt acknowledge. Table 4.1 lists the classification of references.

Functio	on Code	Output						
FC2	FC1	FC0	Address Space					
Low	Low	Low	(Undefined, Reserved)					
Low	Low	High	User Data					
Low	High	Low	User Program					
Low	High	High	(Undefined, Reserved)					
High	Low	Low	(Undefined, Reserved)					
High	Low	High	Supervisor Data					
High	High	Low	Supervisor Program					
High	High	High	Interrupt Acknowledge					

Table 4.1 Reference Classification	Table 4.1	Reference	Classification
------------------------------------	-----------	-----------	----------------

TOSHIBA

4.3 EXCEPTION PROCESSING

Before discussing the details of interrupts, traps, and tracing, a general description of exception processing is in order. The processing of an exception occurs in four steps, with variations for different exception causes. During the first step, a temporary copy of the status register is made and the status register is set exception processing. In the second step the exception vector is determined and the third step is the saving of the current processor context. In the fourth step a new context is obtained and the processor switches to instruction processing.

4.3.1 Exception Vectors

Exception vectors are memory locations from which the processor fetches the address of a routine which will handle that exception. All exception vectors are two words in length (Figure 4.1) except for the reset vector, which is four words. All exception vectors lie in the supervisor data space except for the reset vector which is in the supervisor program space. A vector number is an 8-bit number which, when multiplied by four, gives the offset of an exception vector. Vector numbers are generated internally or externally, depending on the cause of the exception. In the case of interrupts, during the interrupt acknowledge bus cycle, a peripheral provides an 8-bit vector number (Figure 4.2) to the processor on data bus lines D0~D7.

The processor forms the vector offset by left-shifting the vector number two bit positions and zero-filling the upper order bits to obtain a 32-bit long word vector offset. In the case of the TMP68000 and TMP68008, this offset is used as the absolute address to obtain the exception vector itself. This is shown in Figure 4.3.

In the case of the TMP68010/TMP68012, the vector offset is added to the 32-bit vector base register (VBR) to obtain the 32-bit absolute address of the exception vector. This is shown in Figure 4.4. Since the VBR is set to zero upon reset, the TMP68010, will function identically to the TMP68000 and TMP68008 until the VBR is changed via the MOVEC instruction.


		EVEN BYTES (A0 = 0)	ODD BYTES (A0 = 1)	
WORD	0	NEW PROGRAM C	OUNTER (HIGH)	A1=0
WORD	1	NEW PROGRAM (OUNTER (LOW)	A1 = 1

Figure 4.1	ÍŦ	Excention	n V	actor	\mathbf{F}_{i}	armat
1 iguie 4.1		arception	uν	ector	Τ. (Jimat



where:

V7 is the MSB of the vector number V0 is the LSB of the vector number



A31	A10	Α9	A8	Α7	A6	A5	A4	Α3	A2	A1	D0
ALL ZEROES		V7	V6	V5	V4	V3	V2	V1	VO	0	0

Figure 4.3 Address Translated from 8-Bit Vector Number (TMP68000/TMP68008)




Figure 4.4 Exception Vector Address Calculation (TMP68010)

The actual address output on the address bus is truncated to the number of address bits available on the bus of the particular implementation of the TLCS-68000 architecture. In the case of the TMP68000 and the TMP68010, this is 24 bits. In the case of the TMP68008, the address is 20 bits in length.

The memory map for exception vectors is given in Table 4.2.

Vector	Addı	ress		A
Number(s)	Dec	Hex	Space ⁶	Assignment
0	0	000	SP	Reset: Initial SSP2
1	4	004	SP	Reset: Initial PC ²
2	8	800	SD	Bus Error
3	12	00C	SD	Address Error
4	16	010	SD	Illegal Instruction
5	20	014	SD	Zero Divide
6	24	018	SD	CHK Instruciton
7	28	01C	SD	TRAPV Instruction
8	32	020	SD	Privilege Violation
9	36	024	SD	Trace
10	40	028	SD	Line 1010 Emulator
11	44	02C	SD	Line 1111 Emulator
121	48	030	SD	(Unassigned, Reserved)
13 ¹	52	034	SD	(Unassigned, Reserved)
14	56	038	SD	Foramt Error ⁵
-15	60	03C	SD	Uninitialized Interrupt Vector
16~231	64	040	SD	(Unassigned, Reserved)
16~231	92	05C		-
24	96	060	SD	Spurious Interrupt ³
25	100	064	SD	Level 1 Interrupt Autovector
26	104	068	SD	Level 2 Interrupt Autovector
27	108	06C	SD	Level 3 Interrupt Autovector
28	112	070	SD	Level 4 Interrupt Autovector
29	116	074	SD	Level 5 Interrupt Autovector
30	120	078	SD	Level 6 Interrupt Autovector
31	124	07C	SD	Level 7 Interrupt Autovector
32~47	128	080	SD	TRAP Instruction Vectors4
52~41	188	0BC		_
49 (21	192	0C0	SD	(Unassigned, Reserved)
48~631	252	0FC		_
64. 255	256	100	SD	User Interrupt Vectors
64~255	1020	3FC		—

Table 4.2 Exception Vector Assignment

Notes:

1. Vector numbers 12, 13, 16~23, and 48~63 are reserved for future enhancements. No user peripheral devices should be assigned these numbers.

- 2. Reset vector (0) requires four words, unlike the other vectors which only require two words, and is located in the supervisor program space.
- 3. The spurious interrupt vector is taken when there is a bus error indication during interrupt processing. Refer to Paragraph "4.4.4 Spurious Interrupt".
- 4. TRAP #n uses vector number 32 + n.
- TMP68010 only. See Return from Exception Section. This vector is unassigned, reserved on the TMP68000 and TMP68008.
- 6. SP denotes supervisor program space, and SD denotes supervisor data space.

As shown in Table 4.2, the memory layout is 512 words long (1024 bytes). It starts at address 0 (decimal) and proceeds through address 1023 (decimal). This provides 255 unique vectors; some of these are reserved for TRAPS and other system functions. Of the 255, there are 192 reserved for user interrupt vectors. However, there is no protection on the first 64 entries, so user interrupt vectors may overlap at the discretion of the systems designer.

4.3.2 Kinds of Exceptions

Exceptions can be generated by either internal or external causes. The externally generated exceptions are the interrupts, the bus error, and reset requests. The interrupts are requests from peripheral devices for processor action while the bus error and reset inputs are used for access control and processor restart. The internally generated exceptions come from instructions, or from address errors, or tracing. The trap (TRAP), trap on overflow (TRAPV), check register against bounds (CHK), and divide (DIV) instructions all can generate exceptions as part of their instruction execution. In addition, illegal instructions, word fetches from odd addresses, and privilege violations cause exceptions. Tracing behaves like a very high priority, internally generated interrupt after each instruction execution.

4.3.3 Multiple Exceptions

These paragraphs describe the processing which occurs when multiple exceptions arise simultaneously. Exceptions can be grouped accrding to their occurrence and priority. The group 0 exceptions are reset, bus error, and address error. These exceptions cause the instruction currently being executed to be aborted and the exception processing to commence within two clock cycles. The group 1 exceptions are trace and interrupt, as well as the privilege violations and illegal instructions. These exceptions allow the current instruction to execute to completion, but preempt the execution of the next instructions are detected when they are the next instruction to be executed). The group 2 exceptions occur as part of the normal processing of instructions. The TRAP, TRAPV, CHK, and zero divide exceptions are in this group. For these exceptions, the normal execution of an instruction may lead to exception processing. Group 0 exceptions have highest priority, while group 2 exceptions have lowest priority. Within group 0, reset has highest priority, followed by address error and then bus error. Within group 1, trace has priority over external interrupts, which in turn takes priority over illegal instruction and privilege violation. Since only one instruction can be executed at a time, there is no priority relation within group 2.

The priority relation between two exceptions determines which is taken, or taken first, if the conditions for both arise simultaneously. Therefore, if a bus error occurs during a TRAP instruction, the bus error takes precedence, and the TRAP instruction processing is aborted. In another example, if an interrupt request occurs during the execution of an instruction while the T bit is asserted, the trace exception has priority, and is processed first. Before instruction execution resumes, however, the interrupt exception is also processed and instruction processing commences finally in the interrupt handler routine. A summary of exception grouping and priority is given in Table 4.3.

Group	Exception	Processing
0	Reset Address Error Bus Error	Exception Processing Begins Within Two Clock Cycles
1.	Trace Interrupt Illegal Privilege	Exception Processing Begins Before The Next Instruction
2	TRAP, TRAPV, CHK Zero Divide	Exception Processing Is Started By Normal Instruction Execution

Table 4.3 Exception Grouping and Priority

4.3.4 Exception Stack Frames

Exception processing saves the most volatile portion of the current processor context on the top of the supervisor stack. This context is organized in a format called the exception stack frame. Although this information varies with the particular processor and type of exception, it always includes the status register and program counter of the processor when the exception occurred.

The amount and type of information saved on the stack is determined by the processor type and type of execution. Exceptions are grouped by type according to priority of the exception. The group 0 exceptions include address error, bus error, and reset. The group 1 and 2 exceptions include interrupts, traps, illegal instructions, and trace.

The TMP68000 and TMP68008 group 1 and 2 exception stack frame is shown in Figure 4.5. Only the program counter and status register are saved. The program counter points to the next instruction to be executed after exceptions processing.

The TMP68010 exception stack frame is shown in Figure 4.6. The number of words actually stacked depends on the exception type. Group 0 exceptions (except reset) stack 29 words and group 1 and 2 exceptions stack four words. In order to support generic exception handlers, the processor also places the vector offset in the exception stack frame. The format code field allows the RTE (return from exception) instruction to identify what information is on the stack so that it may be properly restored. Table 4.4 lists the TMP68010 stack format codes. Although some formats are peculiar to a particular TLCS-68000 Family processor, the format 0000 is always legal and indicates that just the first four words of the frame are present.




Figure 4.5 TMP68000/TMP68008 Group 1 and 2 Exception Stack Frame




Figure 4.6 TMP68010 Stack Frame

Table 4.4 TMP68010 Format Codes

Format Code	Stacked Insformation					
0000 Short Format (4 Words)						
1000	Long Format (29 Words)					
All Others	Unassigned, Reserved					

TOSHIBA

4.3.5 Exception Processing Sequence

Exception processing occurs in four identifiable steps. In the first step, an internal copy is made of the status register. After the copy is made, the S bit is asserted, putting the processor into the supervisor privilege state. Also, the T bit is negated, which will allow the exception handler to execute unhindered by tracing. For the reset and interrupt exceptions, the interrupt priority mask is also updated.

In the second step, the vector number of the exception is determined. For interrupts, the vector number is obtained by a processor fetch and classified as an interrupt acknowledge. For all other exceptions, internal logic provides the vector number. This vector number is then used to generate the address of the exception vector. Group 1 and 2 exceptions use a short format exception stack frame (format = 0000 on the TMP68010). Additional information defining the current context is stacked for the bus error and address error exceptions.

The third step is to save the current processor status, except for the reset exception. The current program counter value and the saved copy of the status register are stacked using the supervisor stack pointer. The program counter value stacked usually points to the next unexecuted instruction, however for bus error and address error, the value stacked for the program counter is unpredictable and may be incremented from the address of the instruction which caused the error. Additional information defining the current context is stacked for the bus error and address error exceptions.

The last step is the same for all exceptions. The new program counter value is fetched from the exception vector. The processor then resumes instruction execution. The instruction at the address given in the exception vector is fetched and normal instruction decoding and execution is started.

4.4 EXCEPTION PROCESSING DETAILED DISCUSSION

Exceptions have a number of sources and each exception has processing which is peculiar to it. The following paragraphs detail the source of exceptions, how each arises, and how each is processed.

4.4.1 Reset

The reset input provides the highest exception level. The processing of the reset signal is designed for system initiation and recovery from catastrophic failure. Any processing in progress at the time of the reset is aborted and cannot be recovered. The processor is forced into the supervisor state and the trace state is forced off. The processor interrupt priority mask is set at level seven. In the TMP6801, the vector base register (VBR) is forced to zero. The vector number is internally generated to reference the reset exception vector at location 0 in the supervisor program space. Because no assumptions can be made about the validity of register contents, in particular the supervisor stack pointer, neither the program counter nor the status register is saved. The address contained in the first two words of the reset exception vector is fetched as the initial supervisor stack pointer and the address in the last two words of the reset exception vector is fetched as the initial program counter. The power-up/restart code should be pointed to by the initial program counter.

The RESET instruction does not cause loading of the reset vector, but does assert the reset line to rest external devices. This allows the software to reset the system to a known state and then continue processing with the next instruction.

4.4.2 Interrupts

Seven levels of interrupt priorities are provided. In the TMP68000, and TMP68010 all seven levels are available. The TMP68008 supports three interrupt levels: two, five, and seven, level seven being the highest priority. Devices may be chained externally within interrupt priority levels, allowing an unlimited number of peripheral devices to interrupt the processor. Interrupt priority levels are numbered from one to seven, level seven being the highest priority. The status register contains a three-bit mask which indicates the current processor priority and interrupts are inhibited for all priority levels less than or equal to the current processor priority.

An interrupt request is made to the processor by encoding the interrupt request level on the interrupt request lines; a zero indicates no interrupt request. Interrupt requests arriving at the processor do not force immediate exception processing, but are made pending. Pending interrupts are detected between instruction executions. If the priority of the pending interrupt is lower than or equal to the current processor priority, execution continues with the next instruction and the interrupt exception processing is postponed.

If the priority of the pending interrupt is greater than the current processor priority, the exception processing sequence is started. A copy of the status register is saved, the privilege state is set to supervisor state, tracing is suppressed, and the processor priority level is set to the level of the interrupt being acknowledged. The processor fetches the vector number from the interrupting device, classifying the reference as an interrupt acknowledge and displaying the level number of the interrupt being acknowledged on the address bus. If external logic requests automatic vectoring, the processor internally generates a vector number which is determined by the interrupt level number. If external logic indicates a bus error, the interrupt is taken to be spurious, and the generated vector number references the spurious interrupt vector. The processor then proceeds with the usual exception processing, saving the format/offset word (TMP68010 only), program counter, and status register on the supervisor stack. The offset value in the format/offset word on the TMP68010 is the externally supplied or internally generated vector number multiplied by four. The format will be all zeroes. The saved value of the program counter is the address of the instruction which would have been executed had the interrupt not been present. The content of the interrupt vector whose vector number was previously obtained is fetched and loaded into the program counter, and normal instruction execution commences in the interrupt handling routine.

Priority level seven is a special case. Level seven interrupts cannot be inhibited by the interrupt priority mask, thus providing a "non-maskable interrupt" capability. An interrupt is generated each time the interrupt request level changes from some lower level to level seven. Note that a level seven interrupt may still be caused by the level comparison if the request level is a seven and the processor priority is set to a lower level by an instruction.

4.4.3 Uninitialized Interrupt

An interrupting device asserts VPA, BERR, or provides and TLCS-68000 interrupt vector number and asserts DTACK during an interrupt acknowledge cycle by the TLCS-68000. If the vector register has not been initialized, the responding TLCS-68000 Family peripheral will provide vector number 15, the uninitialized interrupt vector. This provides a uniform way to recover from a programming error.

4.4.4 Spurious Interrupt

If during the interrupt acknowledge cycle no device responds by asserting $\overline{\text{DTACK}}$ or $\overline{\text{VPA}}$, $\overline{\text{BERR}}$ should be asserted to

terminate the vector acquisition. The processor separates the processing of this error from bus error by forming a short format exception stack and fetching the spurious interrupt vector instead of the bus error vector. The processor then proceeds with the usual exception processing.

4.4.5 Instruction Traps

Traps are exceptions caused by instructions. They arise either from processor recognition of abnormal conditions during instruction, execution, or from use of instructions whose normal behavior is trapping.

Exception processing for traps is straightforword. The status register is copied, the supervisor state is entered, and the trace state is turned off. The vector number is internally generated; for the TRAP instruction, part of the vector number comes from the instruction itself. The program counter and the copy of the status register are saved on the supervisor stack. The saved value of the program counter is the address of the instruction after the instruction which generated the trap. Finally, instruction execution commences at the address contained in the exception vector.

Some instructions are used specifically to generate traps. The TRAP instruction always forces an exception and is useful for implementing system calls for user programs. The TRAPV and CHK instructions force an exception if the user program detects a runtime error, which may be an arithmetic overflow or a subscript out of bounds.

The signed divide (DIVS) and unsigned divide (DIVU) instructions will force an exception if a division operation is attempted with a divisor of zero.

4.4.6 Illegal and Unimplemented Instructions

Illegal instruction is the term used to refer to any of the word bit patterns which are not the bit patterns of the first word of a legal TLCS-68000 instruction. During instruction execution, if such an instruction is fetched, an illegal instruction exception occurs. Three bit patterns will always force an illegal instruction trap on all TLCS-68000 Family compatible microprocessors. They are: \$4AFA, \$4AFB, and \$4AFC. Two of the patterns, \$4AFA and \$4AFB, are reserved for the system products. The third pattern, \$4AFC, is reserved for customer use.

In addition to the previously defined illegal instruction opcodes, the TMP68010 defines eight breakpoint illegal instructions with the bit patterns $4848 \sim 484F$. These instructions cause the processor to enter illegal instruction exception processing as usual, but a breakpoint bus cycle is executed before the stacking operations are performed in which the function code lines (FC0~FC2)are high and address lines are all low. The processor does not accept or send any data during this cycle. Whether the breakpoint cycle is terminated with a DTACK, BERR, or VPA signal, the processor will continue with the illegal instruction processing. The purpose of this cycle is to provide a software breakpoint that will signal external hardware when it is executed. See TMP68010

Advanced Information data sheet.

Word patterns with bits $15\sim12$ equaling 1010 or 1111 are distinguished as unimplemented instructions and separate exception vectors are given to these patterns to permit efficient emulation. This facility allows the operating system to detect program errors or to emulate unimplemented instructions in software.

Exception processing for illegal instructions is similar to that for traps. After the instruction is fetched and decoding is attempted, the processor determines that execution of an illegal instruction is being attempted and starts exception processing. The exception stack frame for group 2 is then pushed on the supervisor stack and the illegal instruction vector is fetched.

4.4.7 Privilege Violations

In order to provide system security, various instructions are privileged. An attempt to execute one of the privileged instructions while in the user state will cause an exception. The privileged instructions are:

AND Immediate to SR EOR Immediate to SR MOVE to SR MOVE from SR* MOVEC* MOVES* MOVE USP OR Immediate to SR RESET RTE STOP

*: TMP68010

Exception processing for privilege violations is nearly identical to that for illegal instructions. After the instruction is fetched and decoded, and the processor determines that a privilege violation is being attempted, the processor starts exception processing. The status register is copied, the supervisor state is entered, and the trace state is turned off. The vector number is generated to reference the privilege violation vector, and the current program counter and the copy of the status register are saved on the supervisor stack and, if the processor is an TMP68010, the format/offset word, is also saved. The saved value of the program counter is the address of the first word of the instruction which caused the privilege violation. Finally, instruction execution commences at the address contained in the privilege violation exception vector.

4.4.8 Tracing

To aid in program development, the TLCS-68000 includes a facility to allow instruction by instruction tracing. In the trace state, after each instruction is executed, an exception is forced, allowing a debugging program to monitor the execution of the program under test. The trace facility uses the T bit in the supervisor portion of the status register. If the T bit is negated (off), tracing is disable and instruction execution proceeds from instruction to instruction as normal. If the T bit is asserted (on) at the beginning of the execution of an instruction, a trace exception will be generated after the execution of that instruction is completed. If the instruction is not executed, either because an interrupt is taken or the instruction is illegal or privileged, the trace exception does not occur. The trace exception also does not occur if the instruction is aborted by a reset, bus error, or address error exception. If the instruction is indeed executed and an interrupt is pending on completion, the trace exception is processed before the interrupt exception, if, during the execution of the instruction, an exception is forced by that instruction, the forced exception is processed before the trace exception. As an extreme illustration of the above rules, consider the arrival of an interrupt during the exception of a TRAP instruction while tracing is enabled. First the trap exception is processed, then the trace exception, and finally the interrupt exception. Instruction execution resumes in the interrupt handler routine.

The exception processing for trace is quite simple. After the execution of the instruction is completed and before the start of the next instruction, exception processing begins. A copy is made of the status register. The transition to supervisor privilege state is made and, as usual, the T bit of the status register is turned off, disabling further tracing. The vector number is generated to reference the trace exception vector, and the current program counter, the copy of the status register and, on the TMP68010, the format/offset word are saved on the supervisor stack. The saved value of the program counter is the address of the next instruction. Instruction execution commences at the address contained in thetrace exception vector.

4.4.9 Bus Error

Bus error exceptions occur when the external logic requests that a bus error be processed by an exception. The current bus cycle which the processor is making is then aborted. Whether the processor was doing instruction or exception processing, that processing is terminated and the processor immediately begins exception processing.

The bus error facility is identical on the TMP68000 and TMP68008; however, the stack frame produced on the TMP68010 contains more information. This is to allow the instruction continuation facility which can be used to implement virtual memory on the TMP68010 processor. Bus error for the TMP68000/TMP68008 and for the TMP68010 are described separately below.

4.4.9.1 Bus Error (TMP68000/TMP68008)

Exception processing for bus error follows the usual sequence of steps. The status register is copied, the supervisor state is entered, and the trace state is turned off. The vector number is generated to refer to the bus error vector. Since the processor was not between instructions when the bus error exception request was made, the context of the processor is more detailed. To save more of this context, additional information is saved on the supervisor stack. The program counter and the copy of the status register are of course saved. The value saved for the program counter is advanced by some amount, two to ten bytes beyond the address of the first word of the instruction which made the reference causing the bus error. If the bus error occurred during the fetch of the next instruction, the saved program counter has a value in the vicinity of the current instruction, even if the current instruction is a branch, a jump, or a return instruction. Besides the usual information, the processor saves its internal copy of the first word of the instruction being processed and the address which was being accessed by the aborted bus cycle. Specific information about the access is also saved; whether it was a read or write, whether the processor was processing an instruction or not, and the classification displayed on the function code outputs when the bus error occurred. The processor is processing an instruction if it is in the normal state or processing a group 2 exception; the processor is not processing an instruction if it is processing a group 0 or a group 1 exception. Figure 4.7 illustrates how this information is organized on the supervisor stack. If a bus error occurs during the last step of exception processing, while either reading the exception vector or fetching the instruction, the value of the program counter is the address of the exception vector. Although this information is not sufficient in general to effect full recovery from the bus error. it does allow software diagnosis. Finally, the processor commences instruction processing at the address contained in the vector. It is the responsibility of the error handler routine to clean up the stack and determine where to continue execution.

If a bus error occurs during the exception processing for a bus error, address error, or read, the processor is halted, and all processing ceases. This simplifies the detection of a catastrophic system failure, since the processor removes itself from the system rather than destroy all memory contents. Only the RESET pin can restart a halted processor.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
LOWER												R/W	1/N	FUNC	TION	CODE
ADDRESS		ACCT						H	ligh							
		ACCE	55 AL	DRES	50			L	.ow							
INSTRUCTION REGISTER																
STATUS REGISTER																
	HIGH															
		PROC	INAN	00	NIEP			L	.ow							

R/W (Read/Write): Write = 0, Read = 1

I/N (Instruction/Not): Instruction = 0, Not = 1

Figure 4.7 Supervisor Stack Order for Bus or Address Error Exception

4.4.9.2 BUS ERROR (TMP68010)

Exception processing for a bus error follows a slightly different sequence than the sequence for group 1 and 2 exceptions. In addition to the four steps executed during exception processing for all other exceptions, 22 words of additional information are placed on the stack. This additional information describes the internal state of the processor at the time of the bus error and is reloaded by the RTE instruction to continue the instruction that caused the error. Figure 4.8 shows the order of the stacked information.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SP ───→						ST	ATU	S RE	GIST	ER						
	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 STATUS REGISTER PROGRAM COUNTER (HIGH) PROGRAM COUNTER (HIGH) 1000 VECTOR OFFSET SPECIAL STATUS WORD FAULT ADDRESS (HIGH) FAULT ADDRESS (LOW) UNUSED, RESERVED DATA OUTPUT BUFFER															
	1000 VECTOR OFFSET SPECIAL STATUS WORD															
		10	000			VE	сто	R OF	FSET	Γ						
	FAULT ADDRESS (LOW)															
						U	NUSE	D, R	ESER	VED						
						DA	ATA (DUT	PUT	BUFF	ER					
						١U	NUSE	D, R	ESER	VED						
						DA	ATA I	NPU	ΤBL	IFFE	۲					
						10	NUSE	D, R	ESER	VED						
						IN	STRU	отто	II NC	VPUT	BU	FFER				
	INTERNAL INFORMATION, 16 WORE												RDS			

Note: The stack pointer is decremented by 29 words, although only 26 words of information are actually written to memory. The three additional words are reserved for future use.

Figure 4.8 Exception Stack Order (Bus and Address Error)

The value of the saved program counter does not necessarily point to the instruction that was executing when the bus error occurred, but may be advanced by up to five words. This is due to the prefetch mechanism on the TMP68010 that always fetches a new instruction word as each previously fetched instruction word is used. However, enough information is placed on the stack for the bus error exception handler routine to determine why the bus fault occurred. This additional information includes the address that was being accessed, the function codes for the access, whether it was a read or a write, and what internal register was included in the transfer. The fault address can be used by an operating system to determine what virtual memory location is needed so that the requested data can be brought into phyical memory. The RTE instruction is then used to reload the processor's internal state at the time of the fault, the faulted bus cycle will then be re-run and the suspended instruction completed. If the faulted bus cycle was a read-modifywrite, the entire cycle will be re-run whether the fault occurred during the read or the write operation. An alternate method of handling a bus error is to complete the faulted access in software. In order to use this method, use of the special word, the instruction input buffer, the data input buffer, and the data output buffer image is required. The format of the special status word is shown in Figure 4.9. If the bus cycle was a write, the data at the fault address location should be written to the images of the data input buffer, instruction input buffer, or both accoding to the DF and IF bits*. In addition, for read-modify-write cycles, the status register image must be properly set to reflect the read data if the fault occurred during the read portion of the cycle and the write operation (i.e., setting the most significant bit of the memory location) must also be performed. This is because the entire read-modify-write cycle is assumed to have been completed by software. Once the cycle has been completed by software, the RR bit in the special status word is set to indicate to the processor that is should not re-run the cycle when the RTE instruction is executed. If the re-run flag is set when an RTE instruction executes, the TMP68010 still reads all of the information from the stack.

*: If the faulted access was a byte operation, the data should be moved from or to the least-significant byte of the data output or input buffer images unless the HB bit is set. This condition will only occur if a MOVEP instruction caused the fault during transfer of bits 8~15 a word or long word or bits 24~31 of a long word.

15	14	13	12	11	10	9	8	7 — 3	2 1 0
RR	*	IF	DF	RM	HB	ΒY	RW	*	FC2~FC0

- RR Re-run flag; 0 = processor re-run (default), 1 = softrware re run.
- IF Instruction fetch to the Instruction Input Buffer.
- DF Data fetch to the Data Input Buffer.
- RM Read-Modify-Write cycle.
- HB High byte transfer from the Data Output Buffer or to the Data Input Buffer.
- BY Byte transfer flag; HB selects the high or low byte of the transfer register. If BY is clear, the transfer is word.
- RW Read/Write flag; 0 = write, 1 = read.
- FC The function code used during the faulted access.
- These bits are reserved for future use and will be zero when written by the TMP68010.

Figure 4.9 Special Status Word Format

4.4.10 Address Error

Address error exceptions occur when the processor attempts to access a word or a long word operand or an instruction at an odd address. The effect is much like an internally generated bus error, so that the bus cycle is aborted, and the processor ceases whatever processing it is currently doing and begins exception processing. After exception processing commences, the sequence is the same as that for bus error including the information that is stacked, except that the vector number refers to the address error vector instead. Likewise, if an address error occurs during the exception processing for a bus error, address error, or reset, the processor is halted.

On the TMP68010, the address error exception stacks the same information that is stacked by a bus error exception, therefore it is possible to use the RTE instruction to continue execution of the suspended instruction. However, if the software re-run flag is not set, the fault address will be used when the cycle is re-run and another address error exception will occur. Therefore, the user must be certain that the proper corrections have been made to the stack image and user registers before attempting to continue the instruction. With proper software handling, the address error exception handler could emulate word or long word accesses to odd addresses ifdesired.

4.5 <u>RETURN FROM EXCEPTION (TMP68010)</u>

In addition to returning from any exception handler routine on the TMP68010, the RTE instruction is used to resume the excution of a suspended instruction by restoring all of the temporary register and control information stored during a bus error and returning to the normal processing state. For the RTE instruction to execute properly, the stack must contain valid and accessible data. The RTE instruction checks for data validity in two ways; first, by checking the format/offset word for a valid stack format code, and second, if the format code indicates the long stack format, the long stack data is checked for validity as it is loaded into the processor. In addition, the data is checked for accessibility when the processor starts reading the long data. Because of these checks, the RTE instruction executes as follows:

4.5.1 Determine The Stack Format

This step is the same for any stack format and consists of reading the status register, program counter, and format/offset word. If the format code indicates a short stack format, execution continues at the new program counter address. If the format code is not one of the TMP68010 defined stack format codes, exception processing starts for a format error.

4.5.2 Determine Data Validity

For a long stack format, the TMP68010 will begin to read the remaining stack data, checking for validity of the data. The only word checked for validity is the first of the 16 internal information words (SP+26) shown in Figure 4.8. This word contains a processor version number (in bits $10\sim13$) in addition to proprietary internal information that must match the version number of the TMP68010 that is attempting to read the data. This validity check is used to insure that in multiprocessor systems, the data will be properly interpreted by the RTE instruction if the two processors are of different versions. If the version number is incorrect for this processor, the RTE instruction will be aborted and exception processing will begin for a format error exception. Since the stack pointer is not updated until the RTE instruction has successfully read all of the stack data, a format error occurring at this point will not stack new data over the previous bus error stack information.

4.5.3 Determine Data Accessibility

If the long stack data is valid, the TMP68010 performs a read from the last word (SP+56) of the long stack to determine data accessibility. If this read is terminated normally, the processor assumes that the remaining words on the stack frame are also accessible. If a bus error is signaled before or during this read, a bus error exception is taken as usual. After this read, the processor must be able to load the remaining data without receiving a bus error; therefore, if a bus error occurs on any of the remaining stack reads, the TMP68010 treats this as a double bus fault and enters the halted state.

APPENDIX A <u>CONDITION CODES COMPUTATION</u>

A.1 INTRODUCTION

This appendix provides a discussion of how the condition codes were developed, the meanings of each bit, how they are computed, and how they are represented in the instruction set details.

Two criteria were used in developing the condition codes:

- Consistency across instruction, uses, and instances
- Meaningful Results no change unless it provides useful information

The consistency across instructions means that instructions which are special cases of more general instructions affect the condition codes in the same way. Consistency across instances means that if an instruction ever affects a condition code, it will always affect that condition code. Consistency across uses means that whether the condition codes were set by a compare, test, or move instruction, the conditional instructions test the same situation. The tests used for the conditional instructions and the code computations are given in paragraph A.5.

A.2 CONDITION CODE REGISTER


The condition code register portion of the status register contains five bits:

- N Negative
- Z Zero
- V Overflow
- C Carry
- X Extend

The first four bits are true condition code bits in that they reflect the condition of the result of a processor operation. The X bit is an operand for multiprecision computations. The carry bit (C) and the multiprecision operand extend bit (X) are separate in the TLCS-68000 Family to simplify the programming model.

A.3 <u>CONDITION CODE REGISTER NOTATION</u>

In the instruction set details given in "APPENDIX B", the description of the effect on the condition codes is given in the following form:



where:

N (negative)	Set if the most significant bit of the result is set. Cleared otherwise.
Z (zero)	Set if the result equals zero. Cleared otherwise.
V (overflow)	Set if there was an arithmetic overflow. This implies that the result is not representable in the operand size. Cleared otherwise.
C(carry)	Set if a carry is generated out of the most significant bit of the operands for an addition. Also, set if a borrow is generated in a subtraction. Cleared otherwise.
X (extend)	Transparent to data movement. When affected, by arithmetic operations, it is set the same as the C bit.

The convention for the notation that is used in the condition code register representation is:

- * : set according to the result of the operation
- : not affected by the operation
- 0 : cleared
- 1 : set
- U : undefined after the operation

A.4 <u>CONDITION CODE COMPUTATION</u>

Most operations take a source operand and a destination operand, compute, and store the result in the destination location. Unary operations take a destination operand, compute, and store the result in the destination location. Table A.1 details how each instruction sets the condition codes.

Operations	Х	Ν	Ζ	V	Ċ	Special Definition
ABCD	*	U	?	U	?	C = Decimal Carry Z = Z \land Rm $\land \dots \land$ R0
ADD, ADDI,	*	*	*	?	?	$V = Sm \land Dm \land Rm \lor Sm \land Dm \land Rm$
ADDO						$C = Sm \land Dm \lor Rm \land Dm \lor Sm \land Rm$
ADDX	*	*	?	?	?	$V = Sm \land Dm \land Rm \lor Sm \land Dm \land Rm$
						$C = Sm \land Dm \lor Rm \land Dm \lor Sm \land Rm$
						$Z = Z \wedge \overline{Rm} \wedge \cdots \wedge \overline{R0}$
AND, ANDI, EOR, EORI,	-	*	*	0	0	
MOVE, MOVEQ, OR, ORI,						
CLR, NXT, NOT, TAS, TST						
СНК		*	U	U	U	
SUB, SUBI,	*	*	*	?	?	$V = \overline{Sm} \land Dm \land \overline{Rm} \lor Sm \land \overline{Dm} \land Rm$
SUBQ						$C = Sm \land Dm \lor Rm \land Dm \lor Sm \land Rm$
SUBX	*	*	?	?	?	$V = \overline{Sm} \land Dm \land \overline{Rm} \lor Sm \land \overline{Dm} \land Rm$
						$C = Sm \land Dm \lor Rm \land Dm \lor Sm \land Rm$
						$Z = Z \wedge \overline{Rm} \wedge \cdots \wedge \overline{R0}$
CMP,	-	*	*	?	?	$V = \overline{Sm} \land Dm \land \overline{Rm} \lor Sm \land \overline{Dm} \land Rm$
CMPI, CMPM						$C = Sm \land Dm \lor Rm \land Dm \lor Sm \land Rm$
DIVS, DIVU	-	*	*	?	0	V = Division Overflow
MULS, MULU	-	*	*	0	0	
SBCD, NBCD	*	U	?	U	?	C = Decimal Borrow
						$Z = Z \land \overline{Rm} \land \cdots \land \overline{R0}$
NEG	*	*	*	?	?	$V = Dm \land Rm, C = Dm \lor Rm$
NEGX	*	*	?	?	?	$V = Dm \land Rm, C = Dm \lor Rm$
						$Z = Z \wedge Rm \wedge \cdots \wedge R0$
BTST, BCHG, BSET, BCLR	-	-	?	-	-	Z = Dm
ASL	*	*	*	?	?	$V = Dm \land (\overline{Dm} - 1 \lor \dots \lor \overline{Dm} - r)$
						+ Dm ∧ (Dm-1 ∨ … ∨ Dm-r)
						$C = \overline{Dm} - r + 1$
ASL(r=0)	-	*	*	0	0	
LSL, ROXL	*	*	*	0	?	C = Dm - r + 1
LSR(r=0)	-	*	*	0	0	
ROXL(r=0)	-	*	*	0	?	C = X
ROL	-	*	*	0	?	C = Dm - r + 1
ROL (r = 0)	-	*	*	0	0	·
ASR, LSR, ROXR	*	*	*	0	?	C = Dr-1
ASR, LSR $(r = 0)$		*	*	0	0	
ROXR (r = 0)	-	*	*	0	?	C = X
ROR	-	*	*	0	?	C = Dr-1
ROR (r = 0)	-	*	*	0	0	

Table A.1 Condition Code Computations

- = Not Affected

U = Undefined, result meaningless

? = Other - See Special Definition

- * = General Case
- X = C
- N = Rm
- $\mathsf{Z} = \overline{\mathsf{Rm}} \land \cdots \land \overline{\mathsf{RO}}$

Sm = Source Operand - most significant bit

 $Dm = Destination Operand - most significant bit \overline{Rm}$

Rm = Result Operand -most significant bit

- R = Register Tested
- n = Bit Number
 - = Shift Count
- LB = Lower Bound
- UB = Upper Bound
- \wedge = Boolean AND
- \lor = Boolean OR
 - = NOT Rm

r

A.5 CONDITION TESTS

Table A.2 lists the condition names, encodings, and tests for the condition branch and set instructions.

The test associated with each condition is a logical formula based on the current state of the condition codes. If this formula evaluates to one, the condition succeeds, or is true. If the formula evaluates to zero, the condition is unsuccessful, or false. For example, the T condition always succeeds, while the EQ condition succeeds only if the Z bit is currently set in the condition codes.

Mnemonic	Condition	Encoding	Test
T*	True	0000	1
F*	False	0001	0
HI	High	0010	Ē· Ī
LS	Low or Same	0011	C + Z
CC (HS)	Carry Clear	0100	τ
CS (LO)	Carry Set	0101	с
NE	Not Equal	0110	Ī
EQ	Equal	0111	Z
VC	Overflow Clear	1000	\overline{V}
VS	Overflow Set	1001	V
PL	Plus	1010	N
MI	Minus	1011	N
GE	Greater or Equal	1100	$N \cdot V + \overline{N} \cdot \overline{V}$
LT	Less Than	1101	$N \cdot \overline{V} + \overline{N} \cdot V$
GT	Greater Than	1110	$N \cdot V \cdot \overline{Z} + \overline{N} \cdot \overline{V} \cdot \overline{Z}$
LE	Less or Equal	1111	$Z + N \cdot \overline{V} + \overline{N} \cdot V$

 \cdot = Bloolean AND

+ = Bloolean OR

 \overline{N} = Bloolean NOT N

*: Not available for the Bcc instruction

APPENDIX B <u>INSTRUCTION SET DETAILS</u>

B.1 INTRODUCTION

This appendix contains detailed information about each instruction in the TLCS-68000 instruction set. They are arranged in alphabetical order with the mnemonic heading set in large bold type for easy reference.

B.2 ADDRESSING CATEGORIES

Effective address modes may be categorized by the ways in which they may be used. The following classifications will be used in the instruction definitions.

:	If an effective address mode may be used to refer to data operands, it is considered a data addressing effective address mode.
:	If an effective address mode may be used to refer to memory operands, it is considered a memory addressing effective address mode.
:	If an effective address mode may be used to refer to alterable (writeable) operands, it is considered an alterable addressing effective address mode.
:	If an effective address mode may be used to refer to memory operands without an associated size, it is considered a control addressing effective address mode.
	:

Table B.1 shows the various categories to which each of the effective address modes belong.

Address Modes	Mode	Register	Data	Memory	Control	Alterable	Assembler Syntax
Data Register Direct	000	reg. no.	×	-	-	×	Dn
Address Register Direct	001	reg no	-	-	-	×	An
Address Register Indirect Address Register Indirect	010	reg. no.	×	×	×	×	(An)
with Postincrement Address Register Indirect	011	reg. no.	×	×	-	×	(An) +
with Predecrement Address Register Indirect	100	reg. no.	×	×	-	×	— (An)
with Displacement	101	reg. no.	×	×	×	×	d16 (An)
Address Register Indirect with Index	110	reg. no.	×	×	×	×	d8 (An, Xn)
Absolute Short Absolute long	111 111	000 001	× ×	× ×	× ×	× ×	Abs. W Abs. L
Program Counter Indirect with Displacement	111	101	×	×	×	-	d16 (PC)
Program Counter Indirect with Index	111	011	×	×	×	—	d8 (PC, Xn)
Immediate	111	100	×	×	-	-	# <data></data>

Table B.1 Effective Addressing Mode Categories

These categories may be combined so that additional, more restrictive, classifications may be defined. For example, the instruction descriptions use such classifications as alterable memory or data alterable. The former refers to those addressing modes which are both alterable and memory addresses, and the latter refers to addressing modes which are both data and alterable.

B.3 INSTRUCTION DESCRIPTION

The formats of each instruction are given in the following pages. Figure B.1 illustrates what information is given.

Instruction Name ABCD Add Decimal Operation Description ------→ Operation : Source₁₀ + Destinaiton₁₀ ····· (see "B.4 OPERATION DESCRIPTION **DEFINITIONS**") ABCD Dy, Dx Syntax : ABCD - (Ay), - (Ax)Attributes : Size (Byte) Text Description of Instruction Operation ---- Description : Add the source operand -----Condition Code Effects ----------- Condition Codes : (see "Appendix A") Z х N C U * * Undefined. N : Z : Cleared if the result is non-zero. Instruction Format - Specifies the Unchanged otherwise. bit pattern and fields of the V : Undefined. operation word and any other C : set if a carry (decimal) was generated. words which are part of the instruction. The effective address Cleared otherwise. extensions are not explicitly X : Sert the same as the carry bit illustrated. The extensions (if there are any) would follow the illustrated portions of the Instructuion Format : instructions. For the MOVE 15 14 13 12 11 10 9 7 6 5 4 3 2 1 0 instruction, the source effective Register Register address extension is the first, 1 1 0 0 1 0 0 0 0 R/M Xγ Хχ followed by the destination effective address extension.

Meanings and allowed values of -----the various fields required by the instruction format.

Figure B.1 Instruction Description Format

Instructuion Fields :

B.4 OPERATION DESCRIPTION DEFINITIONS

The following definitions are used for the operation description in the details of the instruction set.

OPERAND:

(< address register >) +

< data >

	An		address register
	Dn		data register
	Xn		any data or address register
	PC		program counter
	SR	_	status register
	CCR		condition codes (lower order byte of status register)
	SSP		supervisor stack pointer
	USP		user stack pointer
	SP		active stack pointer (equivalent to A7)
	X	-	extend operand (from condition codes)
	Ν	-	negative condition code
	Z		zero condition code
	V		overflow condition code
	C		carry condition code
	Immediate Data	-	immediate data from the instruction
	d8		8-bit address displacement
	d16		16-bit address displacement
	disp		address displacement (d8 or d16)
	Source		source contents
	Destination		destination contents
	Vector	-	location of exception vector
	ea	-	any valid effective address
SUB	FIELDS AND QUAL	JFII	ZRS :
	 bit> of <operand< td=""><td></td><td>selects a single bit of the operand</td></operand<>		selects a single bit of the operand
	(< operand >)		the contents of the referenced location
	< operand > 10		the operand is binary coded decimal ; operations are to be
			performed in decimal.
	(<address register<="" td=""><td></td><td>the register indirect operator which indicates that the</td></address>		the register indirect operator which indicates that the
	-(<address register<="" td=""><td>er>)</td><td>operand register points to the memory locatiaon of the</td></address>	er>)	operand register points to the memory locatiaon of the

instructuon operand.

immediate data located with the instruction is the operand.

OPERATIONS: Operations are grouped into binary, unary, and other.

Binary - These operations are written <operand> <op> <operand> where <op> is one of the following:

\rightarrow	:	the left operand is moved to the right operand
↔	:	the two operands are exchanged
+	:	the operands are added
-	:	the right operand is subtracted from the left operand
*	:	the operands are multiplied
/	:	the first operand is divided by the second operand
Λ	:	the operands are logically ANDed
V	:	the operands are logically ORed
⊕	:	the operands are logically exclusively ORed
<	:	relational test, true if left operand is less than right
		operand
>	:	relational test, true if left operand is greater than right operand
shif	ted by	the left operand is sfifted or rotated by the number of positions
rota	ited by	specified by the right operand
Una	ary:	
~<	operand>	the operand is logically complemented
<0]	perand>sign-extended	the operand is sign extended, all bits of the upper portion are made equal to high order bit of the lower portion
<0]	perand>tested	the operand is compared to 0, the results are used to set the condition codes

Other:

```
TRAP equivalent to SSP-2 \rightarrow SSP; Format/Offset Word\rightarrow(SSP); SSP-4\rightarrowSSP; PC\rightarrow(SSP); SSP-2\rightarrowSSP; SR\rightarrow(SSP); (vector)\rightarrowPC
```

STOP enter the stopped state, waiting for interrupts

If <condition> then <operation> else <operation>. The condition is tested. If true, the operations after the "then" are performed. If the condition is false and the optional "else" clause is present, the operations after the "else" are performed. If the condition is false and the optional "else" clause is absent, the instruction performs no operation.

; Semicolon is used to separate operations and terminate the if/then/else operation.

ABCD

Add Decimal With Extend

ABCD

Operation	:	Source ₁₀ + Destination ₁₀ + $X \rightarrow$ Destination						
Assembler Syntax	:	ABCD Dx, Dy ABCD $-(Ax), -(Ay)$						
Attributes	:	Size = (Byte)						
Description	:	 Add the source operand to the destination operand along with the extend bit, and store the result in the destination location. The addition is performed using binary coded decimal arithmetic. The operands may be addressed in two different ways: 1. Data register to data register: The operands are contained in the data registers specified in the instruction. 2. Memory to memory: The operands are addressed with the predecrement addressing mode using the address registers specified in the instruction. 						

This operation is a byte operation only.

Condition Codes :

Х	Ν	Ζ	V	С
*	U	*	U	*

 $N \ : \ Undefined.$

Z : Cleared if the result is non-zero. Unchanged otherwise.

V : Undefined.

C : Set if a carry (decimal) was generated. Cleared otherwise.

X: Set the same as the carry bit.

Note:

Normally the Z condition code bit is set via programming before the start of an operation. This allows successful tests for zero results upon completion of multiple-precision operations.

Instruction Format:

15	14	13	12_	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0	Register Xy			1	0	0	0	0	R/M	Re	egist Xx	er

ABCD

ABCD

Instruction Fields:

Register Xy field – Specifies the destination register:

If R/M = 0, specifies a data register

If R/M = 1, specifies an address register for the predecrement addressing mode

R/M field - Specifies the operand addressing mode:

0 - The operation is data register to data register

1 -The operation is memory to memory

Register Xx field – Specifies the source register:

If R/M = 0, specifies a data register

If R/M = 1, specifies an address register for the predecrement addressing mode

ADD

Add Binary

ADD

 ${ Operation } : \ Source + Destination \rightarrow Destination \\$

Assembler		ADD	<ea>, Dn</ea>
Syntax	:	ADD	Dn, <ea></ea>
Attributes	:	Size = 0	(Byte, Word, Long word)

Description : Add the source operand to the destination operand using binary addition, and store the result in the destination location. The size of the operation may be specified to be byte, word, or long word. The mode of the instruction indicates which operand is the source and which is the destination as well as the operand size.

Condition Codes

х Ν Z * * * *

 $N \ : \ Set \ if \ the \ result \ is \ negative. \ Cleared \ otherwise.$

Z : Set if the result is zero. Cleared otherwise.

V : Set if an overflow is generated. Cleared otherwise.

C : Set if a carry is generated. Cleared otherwise.

X: Set the same as the carry bit.

The condition codes are not affected when the destination is an address register.

Instruction Format :

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	1	Re	egiste Dn	er	Op	o-Mc	de		Effe Mod		Add Re	lress gist	

Instruction Fields :

Register field – Specifies any of the eight data registers.

Op-Mode field -

Byte	Word	Long word	Operation
000	001	010	$(\langle ea \rangle)+(\langle Dn \rangle) \rightarrow \langle Dn \rangle$
100	101	110	$()+()\rightarrow$

Effective Address Field - Determines addressing mode:

a. If the location specified in a source operand, the all addressing modes are allowed as shown:

ADD

ADD

Addr. Mode	Mode	Register
Dn	000	reg, number :Dn
An*	001	reg, number :An
(An)	010	reg, number :An
(An) +	011	reg, number :An
– (An)	100	reg, number :An
d16 (An)	101	reg, number :An

Addr. Mode	Mode	Register
d8 (An, Xn)	110	reg, number :An
Abs.W	111	000
Abs.L	111	001
d16 (PC)	111	010
d8 (PC, Xn)	111	011
# <data></data>	111	100

*: Word and Long word only.

b. If the location specified is a destination operand, then only alterable memory addressing modes are allowed as shown:

Addr. Mode	Mode	Register	Addr. Mode	Mode	Register
Dn	-	-	D8 (An, Xn)	110	reg, number :An
An	-	-	Abs.W	111	000
(An)	010	reg, number :An	Abs.L	111	001
(An) +	011	reg, number :An	d16 (PC)	-	-
– (An)	100	reg, number :An	d8 (PC, Xn)	-	-
d16 (An)	101	reg, number :An	# <data></data>	-	-

- Notes: 1. If the destination is a data register, then it cannot be specified by using the destination <ea> mode, but must use the destination Dn mode instead.
 - 2. ADDA is used when the destination is an address register. ADDI and ADDQ are used when the source is immediate data. Most assemblers automatically make this distinction.

ADDA

Add Address

ADDA

Operation :		Source $+$	$Destination \rightarrow$	Destination
-------------	--	------------	---------------------------	-------------

Assembler

Syntax : ADDA <ea>, An

Attributes : Size = (Word, Long word)

Description : Add the source operand to the destination address register, and store the result in the address register. The size of the operation may be specified to be word or long word. The entire destination address register is used regardless of the operation size.

Condition Codes : Not affected

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	1	Re	egist An	er	Op	o-Mo	de		Effe Mo			lress egist	

Instruction Fields :

Register field - Specifies any of the eight address registers. This is always the destination.

Op-Mode field - Specifies the size of the operation:

- 011 word operation. The source operand is sign-extended to a operand and the operation is performed on the address register using all 32 bits.
- 111 long word operation.

Effective Address field – Specifies the source operand. All addressing modes are allowed as shown:

Addr. Mode	Mode	Register
Dn	000	reg, number :Dn
An	001	reg, number :An
(An)	010	reg, number :An
(An) +	011	reg, number :An
– (An)	100	reg, number :An
d16 (An)	101	reg, number :An

Addr. Mode	Mode	Register			
d8 (An, Xn)	110	reg, number :An			
Abs.W	111	000			
Abs.L	111	001			
d16 (PC)	111	010			
d8 (PC, Xn)	111	011			
# <data></data>	111	100			

ADDI

Add Immediate

ADDI

Operation : Immediate Data + Destination \rightarrow Destination

Assembler

Syntax : ADDI #<data>, <ea>

Attributes : Size = (Byte, Word, Long word)

Description : Add the immediate data to the destination operand, and store the result in the destination location. The size of the operation may be specified to be byte, word, or long word. The size of the immediate data matches the operation size.

Condition Codes

х Ν Ζ * * * * *

N : Set if the result is negative. Cleared otherwise.

Z : Set if the result is zero. Cleared otherwise.

 ${\sf V}$: Set if an overflow is generated. Cleared otherwise.

C : Set if a carry is generated. Cleared otherwise.

X : Set the same as the carry bit.

Instruction Format :

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	1	1	0	Si	ze				Add Re		
	Word Data										Byte	Data	3		
			Lon	g W	ord [Data	udes	Pre	viou	s Wo	rd)				

Instruction Fields :

Size field – Specifies the size of the operation:

00 - byte operation.

01 - word operation.

 $10 - \log$ word operation.

Effective Address field – Specifies the destination operand. Only data alterable addressing modes are allowed as shown:

Addr. Mode	Mode	Register
Dn	000	reg, number :Dn
An	-	-
(An)	010	reg, number :An
(An) +	011	reg, number :An
– (An)	100	reg, number :An
d16 (An)	101	reg, number :An

Addr. Mode	Mode	Register
d8 (An, Xn)	110	reg, number :An
Abs.W	111	000
Abs.L	111	001
d16 (PC)	-	-
d8 (PC, Xn)	-	-
# <data></data>	-	-

Immediate field - (Data immediately following the instruction):

If size = 00, then the data is the low order byte of the immediate word.

If size = 01, then the data is the entire immediated word.

If size = 10, then the data is the next two immediated words.

ADDQ

Add Quick

ADDQ

Operation	:	Immediate Data + Destination \rightarrow Destination
Assembler Syntax	:	ADDQ # <data>, <ea></ea></data>
Attributes	:	Size = (Byte, Word, Long word)
Description	:	Add the immediate data to the operand at the destination location. The data range is from 1 to 8. The size of the operation may be specified to be byte, word, or long word. Word and long word operations are also allowed on the address registers, in which case the condition codes are not affected. When adding to address registers, the entire destination address register is used,

Condition Codes

X N Z V C * * * * *

:

- $N \ : \ Set \ if \ the \ result \ is \ negative. \ Cleared \ otherwise.$
- $Z \hspace{.1 in}:\hspace{.1 in} Set \hspace{.1 in} if \hspace{.1 in} the \hspace{.1 in} result \hspace{.1 is} zero. \hspace{.1 in} Cleared \hspace{.1 in} otherwise.$
- V: Set if an overflow is generated. Cleared otherwise.
- C : Set if a carry is generated. Cleared otherwise.
- X : Set the same as the carry bit.

regardless of the operation size.

The condition codes are not affected if the destination is an address register.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	1		Data		0	Si	ze		Effe Mod	ctive de	Add Re		er

Instruction Fields :

Data field - Three bits of immediate data, 0, 1~7 representing a range of 8, 1 to 7 respectively.

Size field – Specifies the size of the operation:

- 00 byte operation.
- 01 word operation.

10 - long word operation.

ADDQ

ADDQ

Addr. Mode	Mode	Register
Dn	000	reg, number :Dn
An*	001	reg, number :An
(An)	010	reg, number :An
(An) +	011	reg, number :An
– (An)	100	reg, number :An
d16 (An)	101	reg, number :An

Addr. Mode	Mode	Register			
d8 (An, Xn)	110	reg, number :An			
Abs.W	111	000			
Abs.L	111	001			
d16 (PC)	-	-			
d8 (PC, Xn)	-	-			
# <data></data>	-	-			

Effective Address field - Specifies the destination location. Only alterable addressing modes are allowed as shown:

* : Word and Long word Only.

ADDX

Add Extended

ADDX

Operation	:	Source + Destination + $X \rightarrow Destination$	

- Assembler ADDX Dx, Dy Syntax : ADDX -(Ax), -(Ay)
- Attributes : Size = (Byte, Word, Long word)

Description : Add the source operand to the destination operand along with the extend bit and store the result in the destination location. The operands may be addressed in two different ways:

- 1. Data register to data register: the operands are contained in data registers specified in the instruction.
- 2. Memory to memory: the operands are addressed with the predecrement addressing mode using the address registers specified in the instruction. The size of the operation may be specified to be byte, word, or long word.

Condition Codes

Х	Ν	Z	V	с
*	*	*	*	*

•

- N : Set if the result is negative. Cleared otherwise.
- Z : Cleared if the result is non-zero. Unchanged otherwise.
- V : Set if an overflow is generated. Cleared otherwise.
- C : Set if a carry is generated. Cleared otherwise.
- X : Set the same as the carry bit.

(NOTE)

Normally the Z condition code bit is set via programming before the start of an operation. This allows successful tests for zero results upon completion of multiple-precision operations.

Instruction Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	1	Re	gisat Xy	ter	1	Si	ze	0	0	R/M	Re	egist Xx	er

•

ADDX

ADDX

Instruction Fields :

Register Xy field – Specifies the destination register:

If R/M = 0, specifies a data register.

If R/M = 1, specifies an address register for the predecrement addressing mode.

Size field - Specifies the size of the operation:

00 - byte operation.

01 - word operation.

10 - long word operation.

R/M field - Specifies the operand addressing mode:

0 - The operation is data register to data register.

1 -The operation is memory to memory.

Register Xx field - Specifies the source register:

If R/M = 0, specifies a data register.

If R/M = 1, specifies an address register for the predecrement addressing mode.

AND

AND Logical

AND

 ${\tt Operation} \quad : \quad {\tt Source} \wedge {\tt Destination} \rightarrow {\tt Destination}$

Assembler	AND	<ea>, Dn</ea>

Syntax : AND Dn, <ea>

Attributes : Size = (Byte, Word, Long word)

Description : AND the source operand to the destination operand and store the result in the destination location. The size of the operation may be specified to be byte, word, or long word. The contents of an address register may not be used as an operand.

Condition Codes :

Х	Ν	Ζ	V	с	
-	*	*	0	0	

N: Set if the most significant bit of the result is set. Cleared otherwise.

Z : Set if the result is zero. Cleared otherwise.

- V : Always cleared.
- C : Always cleared.
- X : Not affected.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0	R	egist Dn	er	0p	- Mc	de		Мо	Effe de		gist	er

Instruction Fields :

Register field - Specifies any of the eight data registers.

Op-Mode field -

Byte	Word	Long word	Operation
000	001	010	$(< ea >) \land (< Dn >) \rightarrow < Dn >$
100	101	110	$()\land()\rightarrow$

Effective Address field - Determines addressing mode:

If the location specified is a source operand then only data addressing modes are allowed as shown:

AND

AND

Addr. Mode	Mode	Register
Dn	000	reg, number :Dn
An	-	-
(An)	010	reg, number :An
(An) +	011	reg, number :An
– (An)	100	reg, number :An
d16 (An)	101	reg, number :An

_			
	Addr. Mode	Mode	Register
	d8 (An, Xn)	110	reg, number
	Abs.W	111	000
	Abs.L	111	001
	d16 (PC)	111	010
	d8 (PC, Xn)	111	011
	# <data></data>	111	100

If the location specified is a destination operand then only alterable memory addressing modes are allowed as shown:

Addr. Mode	Mode	Register	Addr.
Dn	-	-	d8 (An
An	-	-	Abs.W
(An)	010	reg, number :An	Abs.L
(An) +	011	reg, number :An	d16 (P
– (An)	100	reg, number :An	d8 (PC
d16 (An)	101	reg, number :An	# <da< td=""></da<>

Addr. Mode	Mode	Register			
d8 (An, Xn)	110	reg, number			
Abs.W	111	000			
Abs.L	111	001			
d16 (PC)	- ·	-			
d8 (PC, Xn)	-	-			
# <data></data>	- ·				

Notes: 1. If the destination is a data register, then it cannot be specified by using the destination <ea> mode, but must use the destination Dn mode instead.

2. ANDI is used when the source is immediate data. Most assemblers automatically make this distinction.

ANDI

AND Immediate

ANDI

 $Operation \quad : \quad Immediate \ Data \land Destination \rightarrow Destination$

Assembler

Syntax : ANDI #<data>, <ea>

Attributes : Size = (Byte, Word, Long word)

Description : AND the immediate data to the destination operand and store the result in the destination location. The size of the operation may be specified to be byte, word, or long. The size of the immediate data matches the operation size.

Condition Codes :

X	Ν	Ζ	V	С	
-	*	*	0	0	

- N: Set if the most significant bit of the result is set. Cleared otherwise.
- Z : Set if the result is zero. Cleared otherwise.
- V : Always cleared.
- C : Always cleared.
- X : Not affected.

Instruction Format:

_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	0	0 ·	0	0	0	1	0	Si	ze		Effe Mod				
			v	Vord	Dat	а			Byte Data							
				Lon	g W	ord 🛛	Data	udes	Prev	viou	s Wo	rd)				

Instruction Fields :

Size field – Specifies the size of the operation:

00 - byte operation.

01 - word operation.

10 - long word operation.

Effective Address field – Specifies the destination operand. Only data alterable addressing modes are allowes as shown:

ANDI

Addr. Mode Mode Register			Addr. Mode	Mode	Register	
Dn	000	reg, number :Dn		d8 (An, Xn)	110	reg, number :An
An	-	-		Abs.W	111	000
(An)	010	reg, number :An	1	Abs.L	111	001
(An) +	011	reg, number :An		d16 (PC)	-	-
– (An)	100	reg, number :An]	d8 (PC, Xn)	-	-
d16 (An)	101	reg, number :An]	# <data></data>	-	-

Immediate field - (Data immediately following the instruction):

If size = 00, then the data is the low order byte of the immediate word.

If size = 01, then the data is the entire immediate word.

If size = 10, then the data is the next two immediate words.

ANDI to CCR

ANDI to CCR

AND Immediate to Condition Codes

Operation	•	Source \land CCR \rightarrow CCR	
-----------	---	--------------------------------------	--

Assembler

Syntax : ANDI #<data>, CCR

:

Attributes : Size = (Byte)

Description : AND the immediate operand with the condition codes and store the result in the low-order byte of the status register.

Condition Codes

х Ν Ζ v * * * *

- N: Cleared if bit 3 of immediate operand is zero. Unchanged otherwise.
- Z : Cleared if bit 2 of immediate operand is zero. Unchanged otherwise.
- V : Cleared if bit 1 of immediate operand is zero. Unchanged otherwise.
- C : Cleared if bit 0 of immediate operand is zero. Unchanged otherwise.
- X : Cleared if bit 4 of immediate operand is zero. Unchanged otherwise.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	1	0	0	0	1	1	1	1	0	0
0	0	0	0	0	0	0	0			Byte	Dat	a (8 I	Bits)		

ANDI to SR AND Immediate to the Status Register ANDI to SR (Privileged Instruction)

Operation	:	If supervisor state
		then Source $\wedge \operatorname{SR} \rightarrow \operatorname{SR}$
		else TRAP;

Assembler

Syntax	:	ANDI	# <data>, Sl</data>	R

Attributes : Size = (Word)

Description : AND the immediate operand with the contents of the status register and store the result in the status register. All bits of the status register are affected.

Condition Codes :


Х Ν Ζ v * * * * *

- N: Cleared if bit 3 of immediate operand is zero. Unchanged otherwise.
- Z : Cleared if bit 2 of immediate operand is zero. Unchanged otherwise.
- V : Cleared if bit 1 of immediate operand is zero. Unchanged otherwise.
- C : Cleared if bit 0 of immediate operand is zero. Unchanged otherwise.
- X : Cleared if bit 4 of immediate operand is zero. Unchanged otherwise.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	1	0	0	1	1	1	1	1	0	0
	Word Data (16 Bits)														

ASL ASR		Arithmetic Shift AS AS								
Operation	:	Destination Shifted by $<$ count $> \rightarrow$ Destination								
Assemble Syntax	:	ASdDx, DyASd# < data >, DyASd <ea>where d is direction, L or R</ea>								
Attributes	:	Size = (Byte, Word, Long word)								
Description	:	 Arithmetically shift the bits of the operand in the direction (L or R) specified. The carry bit receives the last bit shifted out of the operand. The shift count for the shifting of a register may be specified in two different ways: 1. Immedicate: the shift count is specified in the instruction (shift range, 1~8). 2. Register: the shift count is contained in a data register specified in the instruction (shift count is modulo 64). The size of the operation may be specified to be byte, word, or long. The content of memory may be shifted one bit only, and the operand size is restricted to a word. 								
		For ASL, the operand is shifted left; the number of positions shifted is the shift count. Bits shifted out of the high order bit go to both the carry and the extend bits; zeroes are shifted into the low order bit. The overflow bit								



indicates if any sign changes occur during the shift.

For ASR, the operand is shifted right; the number of positions shifted is the shift count. Bits shifted out of the low order bit go to both the carry and the extend bits; the sign bit (MSB) is replicated into the high order bit.



TLCS-68000

ASL ASR

ŀ	AS	L

ASR

Condition Codes :

Х	Ν	Z	V	С		
*	*	*	*	*		

- $N \ : \ Set if the most significant bit of the result is set. Cleared otherwise.$
- ${\tt Z} \hspace{.1 in}:\hspace{.1 in} {\tt Set if the result is zero.} \hspace{.1 in} {\tt Cleared otherwise.}$
- V : Set if the most significant bit is changed at any time during the shift operation. Cleared otherwise.
- C : Set according to the last bit shifted out of the operand. Cleared for a shift count of zero.
- ${\sf X}$: Set according to the last bit shifted out of the operand. Unaffected for a shift count of zero.

Instruction Format (Register Shifts) :

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	0		Coun egist		dr	S	ize	i/r	0	0	R	egist	ter

Instruction Fields (Register Shifts) :

Count/Register field - Specifies shift count or register where count is located:

- If i/r = 0, the shift count is specified in this field. The values 0, $1 \sim 7$ represent a range of 8, 1 to 7 respectively.
- If i/r = 1, the shift count (modulo 64) is contained in the data register specified in this field.

dr field - Specifies the direction of the shift:

0 - shift right.

1 - shift left.

Size field - Specifies the size of the operation:

00 - byte operation.

- 01 word operation.
- 10 long operation.

ASL

ASR

ASL

ASR

i/r field —

If i/r = 0, specifies immediate shift count.

If i/r = 1, specifies register shift count.

Register field - Specifies a data register whose content is to be shifted.

Instruction Format (Memory Shifts):

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	0	0	0	0	dr	1	1		Effe Mod	ctive de	Ado Re	lress giste	

Instruction Fields (Memory Shifts):

dr field - Specifies the direction of the shift:

0 - shift right

1 - shfit left

Effective Address field – Specifies the operand to be shifted. Only memory alterable addressing modes are allowed as shown:

Addr. Mode	Mode	Register
Dn	-	-
An	-	-
(An)	010	reg, number :An
(An) +	011	reg, number :An
– (An)	100	reg, number :An
d16 (An)	101	reg, number :An

Addr. Mode	Mode	Register
d8 (An, Xn)	110	reg, number :An
Abs.W	111	000
Abs.L	111	001
d16 (PC)	-	-
d8 (PC, Xn)	-	-
# <data></data>	-	-

VMPU-90

Bcc

Branch Conditionally

Bcc

Operation :		If (condition true) then $PC + disp \rightarrow PC$;
-------------	--	---

Assembler

Syntax

: Bcc <label>

Attributes : Size = (Byte, Word)

Description : If the specified condition is met, program execution continues at location (PC)+ displacement. The displacement is a twos complement integer which counts the relative distance in bytes. The value in the PC is the signextended instruction location plus two. If the 8-bit displacement in the instruction word is zero, then the 16-bit displacement (word immediately following the instruction) is used. "cc" may specify the following conditions:

		P	
сс	carry clear	0100	Ē
CS	carry set	0101	с
EQ	equal	0111	Z
GE	greater or equal	1100	$N \cdot V + \overline{N} \cdot \overline{V}$
GT	greater than	1110	N •V •Z̄ + N •V̄ •Z̄
н	high	0010	כ •Σ
LE	less or equal	1111	$Z + N \cdot \overline{V} + \overline{N} \cdot V$
LS	low or same	0011	C + Z
LT	less than	1101	$N \cdot \overline{V} + \overline{N} \cdot V$
MI	minus	1011	N
NE	not equal	0110	Z
PL	plus	1010	N .
VC	overflow clear	1000	₽.
VS	overflow set	1001	V

 $\bullet: \texttt{Boolean} \ \texttt{AND} \quad \ \ + \ : \texttt{Boolean} \ \texttt{OR} \quad \ \ \overline{\mathsf{N}}: \texttt{Boolean} \ \texttt{NOT} \ \mathsf{N}$

Condition Codes : Not affected.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	1	0	0	Condition			8-bit Displacement						t	
	16-Bit Displacement if 8-Bit Displacement = \$00														

\mathbf{Bcc}

Instruction Fields :

Condition field – One of fourteen conditions discussed in description.

- 8-Bit Displacement field Twos complement integer specifying the relative distance (in bytes) between the branch instruction and the next instruction to be executed if the condition is met.
- 16-Bit Displacement field Allows a larger displacement than 8 bits. Uesd only if the 8-bit displacement is equal to \$00.
- Note: A short branch to the immediately following instruction cannot be generated, because it would result in a zero offset, which forces a word branch instruction definition.

BCHG		Test a Bit and Change BCHG						
Operation	:	\sim (<bit number=""> of Destination) \rightarrow Z; \sim(<bit number=""> of Destination) \rightarrow <bit number=""> of Destination</bit></bit></bit>						
Assembler Syntax	:	BCHG Dn, <ea> BCHG #<data>, <ea></ea></data></ea>						
Attributes	:	Size = $(Byte, Long word)$						
Description	:	reflected in the Z condition code. After the test, the state of the specified bit is changed in the destination. If a data register is the destination, then the bit numbering is modulo 32 allowing bit manipulation on all bits in a data register. If a memory location is the destination, a byte is read from that location, the bit operation is performed using the bit number, modulo 8, and the byte is written back to the location. In all cases, bit zero refers to the least	 A bit in the destination operand is tested and the state of the specified bit is reflected in the Z condition code. After the test, the state of the specified bit is changed in the destination. If a data register is the destination, then the bit numbering is modulo 32 allowing bit manipulation on all bits in a data register. If a memory location is the destination, a byte is read from that location, the bit operation is performed using the bit number, modulo 8, and the byte is written back to the location. In all cases, bit zero refers to the least significant bit. The bit number for this operation may be specified in two different ways: 1. Immediate - the bit number is specified in a second word of the instruction. 					
Condition Co	ode	s:						
		X N Z V C *						
		: Not affected. : Set if the bit tested is zero. Cleared otherwise.						
	_	: Not affected.						
	С	: Not affected.						
	Х	: Not affected.						
Instruction I		mat (Bit Number Dynamic specified by a register) :						
		15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 0 0 0 Register 1 0 1 Effective Address Mode Register						

BCHG

TOSHIBA

BCHG

Instruction Fields (Bit Number Dynamic) :

Register field — Specifies the data register whose content is the bit number. Effective Address field — Specifies the destination location. Only data alterable addressing modes are allowed as shown:

Addr. Mode	Mode	Register
Dn *	000	reg, number :Dn
An	-	-
(An)	010	reg, number :An
(An) +	011	reg, number :An
– (An)	100	reg, number :An
d16 (An)	101	reg, number :An

Addr. Mode	Mode	Register
d8 (An, Xn)	110	reg, number :An
Abs.W	111	000
Abs.L	111	001
d16 (PC)	-	-
d8 (PC, Xn)	-	-
# <data></data>	-	-

* : Long word only; all others are byte only.

Instruction Format (Bit Number Static, Specified as immedicate data) :

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	1	0	0	0	0	1	Effective Address Mode Register					
0	0	0	0	0	0	0	0		Bit Number						

Instruction Fields (Bit Number Static) :

Effective Address field – Specifies the destination location. Only data alterable addressing modes are allowed as shown:

Addr. Mode	Mode	Register
Dn *	000	reg, number :Dn
An	-	
(An)	010	reg, number :An
(An) +	011	reg, number :An
– (An)	100	reg, number :An
d16 (An)	101	reg, number :An

Addr. Mode	Mode	Register
d8 (An, Xn)	110	reg, number :An
Abs.W	111	000
Abs.L	111	001
d16 (PC)	-	. –
d8 (PC, Xn)	-	-
# <data></data>	-	-

* : Long word only; all others are byte only.

Bit Number field - Specifies the bit number.

BCLR		Test a Bit and Clear	BCLR				
Operation	:	\sim (<bit number=""> of Destination) \rightarrow Z; 0 \rightarrow <bit number=""> of Destination</bit></bit>					
Assembler Syntax	:	BCLR Dn, <ea> BCLR #<data>, <ea></ea></data></ea>					
Attributes	:	Size = (Byte, Long word)					
Description	 Description : A bit in the destination operand is tested and the state of the specified bit is reflected in the Z condition code. After the test, the specified bit is cleared in the destination. If a data register is the destination, then the bit numbering is modulo 32 allowing bit manipulation on all bits in a data register. If a memory location is the destination, a byte is read from that location, the bit operation performed using the bit number, modulo 8, and the byte written back to the location. In all cases, bit zero refers to the least significant bit. The bit number for this operation may be specified in two different ways: 1. Immedicate - the bit number is specified in a second word of the instruction. 2. Register - the bit number is contained in a data register specified in the 						
Condition Co	[N Z V C	x N Z V C - - * - - N : Not affected. : : Set if the bit tested is zero. Cleared otherwise. / : Not affected. : : Not affected.					
Instruction Format (Bit Number Dynamic, specified in a register) :							
		15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 0 0 0 Register 1 1 0 Effective Address Mode Register					

Instruction Fields (Bit Number Dynamic) :

Register field - Specifies the data register whose content is the bit number.

BCLR

BCLR

Effective Address field – Specifies the destination location. Only data alterable addressing modes are allowed as shown:

Addr. Mode	Mode	Register
Dn *	000	reg, number :Dn
An	-	-
(An)	010	reg, number :An
(An) +	011	reg, number :An
– (An)	100	reg, number :An
d16 (An)	101	reg, number :An

Addr. Mode	Mode	Register
d8 (An, Xn)	110	reg, number :An
Abs.W	111	000
Abs.L	111	001
d16 (PC)	-	-
d8 (PC, Xn)	-	-
# <data></data>	-	-

* : Long only; all others are byte only.

Instruction Format (Bit Number Static, specified as immediate data):

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	1	0	0	0	1	0		Effe Mod		Add Re	ress giste	er
0	0	0	0	0	0	0	0			В	it Nu	mbe	er		

Instruction Fields (Bit Number Static) :

Effective Address field – Specifies the destination location.

Only data alterable addressing modes are allowed as shown:

Addr. Mode	Mode	Register
Dn *	000	reg, number :Dn
An	-	-
(An)	010	reg, number :An
(An) +	011	reg, number :An
– (An)	100	reg, number :An
d16 (An)	101	reg, number :An

Addr. Mode	Mode	Register				
d8 (An, Xn)	110	reg, number :An				
Abs.W	111	000				
Abs.L	111	001				
d16 (PC)	-	-				
d8 (PC, Xn)	-	-				
# <data></data>	-	-				

* : Long only; all others are byte only.

Bit Number field - Specifies the bit number.

BKPT

Breakpoint

BKPT

Operation	:	Execute breakpoint acknowledge bus cycle; Trap as illegal instruction
Assembler Syntax	:	BKPT # <data></data>
Attributes	:	Unsized
Description	:	This instruction is used to support the program breakpoint function for debug monitors and real-time hardware emulators, and the operation will be dependent on the implementation. Execution of this instruction will cause the TMP68010 to run a breakpoint acknowledge bus cycle (all function codes driven high) and zeros on all address lines.
		Whether the breakpoint acknowledge bus cycle is terminated with $\overline{\text{DTACK}}$, BERR, or $\overline{\text{VPA}}$, the processor always takes an illegal instruction exception. During exception processing, a debug monitor can distinguish eight different software breakpoints by decoding the field in the BKPT instruction.

For the TMP68000 and TMP68008, this instruction causes an illegal instruction exception but does not run the breakpoint acknowledge bus cycle.

Condition Codes : Not affected.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	0	0	0	0	1	0	0	1	В	KPT	#

Instruction Fields :

BKPT # = Immediate data (value = $0 \sim 7$), encodes 8 software breakpoints.

BRA

Branch Always

BRA

Operation	• :	$PC + disp \rightarrow PC$
Assembler Syntax	:	BRA <label></label>
Attributes	:	Size = (Byte, Word)
Description	:	Program execution continues at location (PC) + displacement. The displacement is a twos complement integer, which counts the relative distance in bytes. The value in the PC is the instruction location plus two. If the 8-bit displacement in the instruction word is zero, then the 16-bit displacement (word immediately following the instruction) is used.

Condition Codes : Not affected.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	1	0	0	0	0	0		ε	8-Bit	Disp	lace	ment	t	
16-Bit Displacement if 8-Bit Displacement = \$00															

Instruction Fields :

8-Bit Displacement field - Two complement integer specifying the relative distance (in bytes) between the branch instruction and the next instruction to be executed

16-Bit Displacement field — Allows a larger displacement than 8 bits. Used only if the 8-bit displacement is equal to \$00.

Note: A short branch to the immediately following instruction cannot be generated because it would result in a zero offset, which forces a word branch instruction definition.

BSET			Test a Bit	and Set			BSET
operation		<bit number=""> <bit number=""></bit></bit>					
Assembler Syntax	BSE : BSE		ea> a>, <ea></ea>				
Attributes	: Size	e = (Byte, Long	g word)				
Description	refl dest mod oper bac num 1. I	 A bit in the destination operand is tested, and the state of the specified bit is reflected in the Z condition code. After the test, the specified bit is set in the destination. If a data register is the destination, then the bit numbering is modulo 32, allowing bit manipulation on all bits in a data register. If a memory location is the destination, a byte is read from that location, the bit operation performed using the bit number, modulo 8, and the byte written back to the location. Bit zero refers to the least significant bit. The bit number for this operation may be specified in two different ways: 1. Immediate - the bit number is specified in a second word of the instruction. 2. Register - the bit number is contained in a data register specified in the 					
Condition Cod	les :						
	X N	Z V C * - -					
	Z : S V : M C : M	Not affected. Set if the bit tes Not affected. Not affected. Not affected.	sted is zero. (Cleared ot	herwise.		
Instruction Fo	ormat (Bit Number D	ynamic, spec	ified in a :	register):		
	15 14 0 0	13 12 11 10 0 0 Regis		6 5 4 1 Effe Mo	3 2 1 ective Address ode Registe	0 er	
		it Number Dyı – Specifies the		whose co	ntent is the b	oit number.	

BSET

BSET

Addr. Mode	Mode	Register
Dn *	000	reg, number :Dn
An	-	-
(An)	010	reg, number :An
(An) +	011	reg, number :An
– (An)	100	reg, number :An
d16 (An)	101	reg, number :An

Addr. Mode	Mode	Register
d8 (An, Xn)	110	reg, number :An
Abs.W	111	000
Abs.L	111	001
d16 (PC)	-	-
d8 (PC, Xn)	-	-
# <data></data>	-	-

* : Long word only; all others are byte only.

Instruction Format (Bit Number Static, specified as immediate data):

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0	0	0	0	1	0	0	0	1	1	Effective Address Mode Register						
0	0	0	0	0	0	0	0	Bit Number								

Instruction Fields (Bit Number Static) :

Bit Number field - Specifies the bit number.

Effective Address field – Specifies the destination location. Only data alterable addressing modes are allowed as shown:

Addr. Mode	Mode	Register
Dn *	000	reg, number :Dn
An	-	-
(An)	010	reg, number :An
(An) +	011	reg, number :An
– (An)	100	reg, number :An
d16 (An)	101	reg, number :An

Addr. Mode	Mode	Register
d8 (An, Xn)	110	reg, number :An
Abs.W	111	000
Abs.L	111	001
d16 (PC)	-	-
d8 (PC, Xn)	-	-
# <data></data>	-	-

* : Long word only; all others are byte only.

BSR

BSR			Branch to	subroutine	
Operation	:	SP – 4	\rightarrow SP; PC \rightarrow (SP);	$PC + disp \rightarrow PC$	
Assembler Syntax	:	BSR	<label></label>		

Attributes : Size = (Byte, Word)

Description : The long word address of the instruction immediately following the BSR instruction is pushed onto the system stack. Program execution then continues at location (PC) + displacement. The displacement in a twos complement integer which counts the relative distances in the bytes. The value in the PC is the instruction location plus two. If the 8-bit displacement in the instruction word is zero, then the 16-bit displacement (word immediately following the instruction) is used.

Condition Codes : Not affected.

Instruction Format :

	15	14	13	12	11	10	ς	8	7	6	5	4	3	2	1	0		
	0	1	1	0	0	0	0	1	8-Bit Displacement									
İ	16-Bit displacement if 8-Bit Displacement = \$00																	

Instruction Fields :

8-Bit Displacement field – Twos complement integer specifying the relative distance (in bytes) between the branchinstruction and the next instruction to be executed.

16-Bit Displacement field – Allows a larger displacement than 8 bits. Used only if the 8-bit displacement is equal to \$00.

Note: A short subroutine branch to the immediately following instruction cannot be generated because it would result in a zero offset, which forces a word branch instruction definition.

BTST

Test a Bit

BTST

Operation : \sim (< bit number > of Destination) \rightarrow Z;

Assembler BTST Dn, <ea>

Syntax : BTST #<data>, <ea>

Attributes : Size = (Byte, Long word)

Description

(applied) provide the specified in the destination operand is tested, and the state of the specified bit is reflected in the Z condition code. If a data register is the destination, then the bit numbering is modulo 32, allowing bit manipulation on all bits in a data register. If a memory location is the destination, a byte is read from that location, and the bit operation performed using the bit number, modulo 8, with zero referring to the least significant bit. The bit number for this operation may be specified in two different ways:

- 1. Immediate the bit number is specified in a second word of the instruction.
- 2. Register the bit number is contained in a data register specified in theinstruction.

Condition Codes :

Х	Ν	Ζ	V	С
-	-	*	-	-

- N : Not affected.
- Z : Set if the bit tested is zero. Cleared otherwise.
- V : Not affected.
- C : Not affected.
- X : Not affected.

Instruction Format (Bit Number Dynamic, specified in a register) :

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	Re	egiste Dn	er	1	0	0		Effe Moe		Add Re	lress giste	

Instruction Fields (Bit Number Dynamic) :

Register field - Specifies the data register whose content is the bit number.

Effective Address field – Specifies the destination location. Only data addressing modes are allowed as shown:

BTST

Addr. Mode	Mode	Register
Dn *	000	reg, number :Dn
An	-	-
(An)	010	reg, number :An
(An) +	011	reg, number :An
– (An)	100	reg, number :An
d16 (An)	101	reg, number :An

Addr. Mode	Mode	Register
d8 (An, Xn)	110	reg, number :An
Abs.W	111	000
Abs.L	111	001
d16 (PC)	111	010
d8 (PC, Xn)	111	011
# <data></data>	111	100

* : Long word only; all others are byte only.

Instruction Format (Bit Number Static, specified as immediate data) :

_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	0	0	0	0	1	0	0	0	0	0	Effective Address Mode Register						
	0	0	0	0	0	0	0	0	Bit Number								

Instruction Fields (Bit Number Static) :

Bit Number field - Specifies the bit number.

 $\mbox{Effective Address field - Specifies the destination location. Only data addressing modes are allowed as shown: } \label{eq:specified}$

Addr. Mode	Mode	Register
Dn *	000	reg, number :Dn
An	-	
(An)	010	reg, number :An
(An) +	011	reg, number :An
– (An)	100	reg, number :An
d16 (An)	101	reg, number :An

Addr. Mode	Mode	Register			
d8 (An, Xn)	110	reg, number :An			
Abs.W	111	000			
Abs.L	111	001			
d16 (PC)	111	010			
d8 (PC, Xn)	111	011			
# <data></data>	-	_			

* : Long word only; all others are byte only.

CHK **Check Register Against Bounds**

CHK

: If Dn < 0 or Dn > Source then TRAP; Operation

Assembler

Syntax : CHK <ea>, Dn

Attributes : Size = (Word)

Description :

The content of the low order word in the data register specified in the instruction is examined and compared to the upper bound. The upper bound is a twos complement integer. If the register value is less than zero or greater than the upper bound, then the processor initiates exception processing. The vector number is generated to reference the CHK instruction exception vector.

Condition Codes :

Х	Ν	Ζ	V	С
-	*	U	υ	υ

- N : Set if Dn < 0; cleared if Dn > Source. Undifined otherwise.
- Z : Undefined.
- V : Undefined.
- C : Undefined.
- X : Not affected.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	Re	egist Dn	er	1	1	0		Effe Mo		Add Re	ress gist	

Instruction Fields :

Register field - Specifies the data register whose content is checked. Effective Address field – Specifies the upper bound operand word.

Only data addressing modes are allowed as shown:

Addr. Mode	Mode	Register
Dn	000	reg, number :Dn
An	-	-
(An)	010	reg, number :An
(An) +	011	reg, number :An
– (An)	100	reg, númber :An
d16 (An)	101	reg, number :An

Addr. Mode	Mode	Register
d8 (An, Xn)	110	reg, number :An
Abs.W	111	000
Abs.L	111	001
d16 (PC)	111	010
d8 (PC, Xn)	111	011
# <data></data>	111	100

CLR

Clear an Operand

CLR

Assembler

- Syntax : CLR <ea>
- Attributes : Size = (Byte, Word, Long word)
- Description : The destination is cleared to all zero. The size of the operation may be specified to be byte, word, or long word.

Condition Codes :

Х	Ν	Z	V	С
-	0	1	0	0

- N : Always cleared.
- Z : Always set.
- V : Always cleared.
- C : Always cleared.
- X : Not affected.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	1	0		Size			Effe Mod	ctive de	Ado Re	ress giste	

Instruction Fields :

Size field - Specifies the size of the operation.

- 00 byte operation.
- 01 word operation.
- 10 long word operation.

Effective Address field - Specifies the destination location. Only data alterable addressing modes are allowed as shown:

Addr. Mode	Mode	Register	Addr. Mode	Mode	Register
Dn	000	reg, number :Dn	d8 (An, Xn)	110	reg, number :An
An	-	-	Abs.W	111	000
(An)	010	reg, number :An	Abs.L	111	001
(An) +	011	reg, number :An	d16 (PC)	_	_
– (An)	100	reg, number :An	d8 (PC, Xn)	-	-
d16 (An)	101	reg, number :An	# <data></data>	-	-

Note : A memory destination is read before it is written to.

CMP

Compare

Operation :	Destination	-Source
-------------	-------------	---------

Assembler

Syntax : CMP <ea>, Dn

Attributes : Size = (Byte, Word, Long word)

Description : Subtract the source operand from the specified data register and set the condition codes according to the result; the data register is not changed. The size of the operation may be byte, word, or long word.

Condition Codes :

Х	Ν	Ζ	V	С	
-	*	*	*	*	

N: Set if the result is negative. Cleared otherwise.

Z : Set if the result is zero. Cleared otherwise.

 ${\sf V}$: Set if an overflow is generated. Cleared otherwise.

C : Set if a borrow is generated. Cleared otherwise.

X : Not affected.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	1	1	Re	egiste Dn	er	Op	o-Mo	de		Effe Mod			lress giste	

Instruction Fields :

Register field - Specifies the destination data register.

Op-Mode field -

Byte	Word	Long word	Operation
000	001	010	Dn-(<ea>)</ea>

Effective Address field – Specifies the source operand. All addressing modes are allowed as shown:

CLP

CMP

CMP

Addr. Mode	Mode	Register
Dn	000	reg, number :Dn
An *	001	reg, number :An
(An)	010	reg, number :An
(An) +	011	reg, number :An
– (An)	100	reg, number :An
d16 (An)	101	reg, number :An

Addr. Mode	Mode	Register
d8 (An, Xn)	110	reg, number :An
Abs.W	111	000
Abs.L	111	001
d16 (PC)	111	010
d8 (PC, Xn)	111	011
# <data></data>	111	100

* : Word and Long word only.

Note: CMPA is used when the destination is an address register. CMPI is used when the source is immediate data. CMPM is used for memory to memory compares. Most assemblers automatically make this distinction.

CMPA

Compare Address

CMPA

Operation :	Destination	- Source
-------------	-------------	----------

Assembler

Syntax : CMPA <ea>, An

Attributes : Size = (Word, Long word)

Description : Subtract the source operand from the destination address register and set the condition codes according to the result; the address register is not changed. The size of the operation may be specified to be word or long word. Word length source operands are sign extended to 32-bit quantities before the operation is done.

Condition Codes :

х	N	Z	V	с	
-	*	*	*	*	

- N : Set if the result is negative. Cleared otherwise.
- Z: Set if the result is zero. Cleared otherwise.
- V : Set if an overflow is generated. Cleared otherwise.
- ${\tt C} \hspace{.1 in}:\hspace{.1 in} {\tt Set if a borrow is generated.} \hspace{.1 in} {\tt Cleared otherwise.}$
- X : Not affected.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	1	1	Re	egiste An	er	Op	o-Ma	de		Effe Mo		Add Re	lress gist	

Instruction Fields :

Register field - Specifies the destination data register.

Op-Mode field - Specifies the size of the operation:

011 - word operation. The source operand is sign-extende to a long operand and the operation is performed on the address register using all 32 bits.

111 - long operation.

Effective Address field - Specifies the source operand. All addressing modes are allowed as shown:

TLCS-68000

CMPA

CMPA

Addr. Mode	Mode	Register
Dn	000	reg, number :Dn
An	001	reg, number :An
(An)	010	reg, number :An
(A'n) +	011	reg, number :An
– (An)	100	reg, number :An
d16 (An)	101	reg, number :An

Addr. Mode	Mode	Register
d8 (An, Xn)	110	reg, number :An
Abs.W	111	000
Abs.L	111	001
d16 (PC)	111	010
d8 (PC, Xn)	111	011
# <data></data>	111	100

CMPI

Compare Immediate

CMPI

Operation : Destination – Immediate Data

Assembler

Syntax : CMPI #<data>, <ea>

Attributes : Size = (Byte, Word, Long word)

Description : Subtract the immediate data from the destination operand and set the condition codes according to the result; the destination location is not changed. The size of the operation may be specified to be byte, word, or long word. The size of the immediate data matches the operation size.

Condition Codes

X N Z V C - * * * * *

•

N: Set if the result is negative. Cleared otherwise.

- $Z \ : \ Set \ if \ the \ result \ is \ zero. \ Cleared \ otherwise.$
- ${\sf V}$: Set if an overflow is generated. Cleared otherwise.
- C : Set if a borrow is generated. Cleared otherwise.
- X : Not affected.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	1	1	0	0	Si	ze		Effe Moo				
	Word Data Byte Data														
	Long word Data														

Instruction Fields :

Size field – Specifies the size of the operation:

00 - byte operation.

01 - word operation.

10 - long word operation.

Effective Address field – Specifies the destination operand. Only data alterable addressing modes are allowed as shown:

CMPI

CMPI

Addr. Mode	Mode	Register
Dn	000	reg, number :Dn
An	-	-
(An)	010	reg, number :An
(An) +	011	reg, number :An
– (An)	100	reg, number :An
d16 (An)	101	reg, number :An

Addr. Mode	Mode	Register
d8 (An, Xn)	110	reg, number :An
Abs.W	111	000
Abs.L	111	001
d16 (PC)	-	-
d8 (PC, Xn)	-	-
# <data></data>	-	-

Immediate field - (Data immediately following the instruction) :

If size = 00, then the data is the low order byte of the immediate word.

If size = 01, then the data is the entire immediate word.

If size = 10, then the data is the next two immediate words.

CMPM

Compare Memory

CMPM

Assembler

Syntax : CMPM (Ax)+, (Ay)+

Attributes : Size = (Byte, Word, Long word)

Description : Subtract the source operand form the destination operand, and set the condition codes according to the results; the destination location is not changed. The operands are always addressed with the postincrement addressing mode, using the address registers specified in the instruction. The size of the operation may be specified to be byte, word, or long word.

Condition Codes

х	N	Ζ	v	С	
-	*	*	*	*	

:

N : Set if the result is negative. Cleared otherwise.

 $Z \hspace{.1 in}:\hspace{.1 in} Set \hspace{.1 in} if \hspace{.1 in} the \hspace{.1 in} result \hspace{.1 is} zero. \hspace{.1 in} Cleared \hspace{.1 in} otherwise.$

 ${\sf V} \ : \ {\sf Set}$ if an overflow is generated. Cleared otherwise.

C : Set if a borrow is generated. Cleared otherwise.

X : Not affected.

Instruction Format:

15	1	4	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	C)	1	1	Reg	gister	Ay	1	Si	ze	0	0	1	Reg	ister	Ах

Instruction Fields :

Register Ay field -(always the destination) Specifies an address register for the postincrement addressing mode.

Size field - Specifies the size of the operation:

00 - byte operation.

01 - word operation.

10 - long word operation.

Register Ax field -(always the source) Specifies an address register for the postincrement addressing mode.

DBcc

Test Condition, Decrement, and Branch

Operation : If condition false then $(Dn - 1 \rightarrow Dn; if Dn \neq -1 \text{ then } PC + \text{ disp} \rightarrow PC)$: Assembler : DBcc Dn, <label> Syntax Attributes Size = (Word)Description This instruction is a looping primitive of three parameters: a condition, a : counter (data register), and a displacement. The instruction first tests the condition to determine if the termination condition for the loop has been met, and if so, no operation is performed. If the termination condition is not true, the low order 16-bits of the counter data register are decremented by one. If the result is -1, the counter is exhausted and execution continues with the next instruction. If the result is not equal to -1, execution continues at the location indicated by the current value of the PC plus the sign-extended 16-

bit displacement. The value in the PC is the current instruction location plus

"cc" may specify the following conditions:

two.

сс	carry clear	0100	Ē							
cs	carry set	0101	с							
EQ	equal	0111	Ζ							
F	never true	0001	0							
GE	greater or equal	1100	$N \cdot V + \overline{N} \cdot \overline{V}$							
GT	greater than	1110	$N \cdot V \cdot \overline{Z} + \overline{N} \cdot \overline{V} \cdot \overline{Z}$							
ні	high	0010	ē ∙ z							
LE	less or equal	1111	$Z + N \cdot \overline{V} + \overline{N} \cdot V$							
LS	low or same	0011	C+Z							
LT	less than	1101	N•V + N•V							
MI	minus	1011	N							
NE	not equal	0110	Z							
PL	plus	1010	N							
Т	always true	0000	1							
vc	overflow clear	1000	$\overline{\nabla}$							
vs	overflow set	1001	V							
• = B	oolean AND + = Bool	ean OR	• = Boolean AND + = Boolean OR \overline{N} = Boolean NOT N							


DBcc

DBcc

DBcc

Condition Codes : Not affected.

Instruction Format:



Instruction Fields :

Condition field – One of the sixteen conditions discussed in discription.

Register field – Specifies the data register which is the counter.

Displacement field - Specifies the distance of the branch (in bytes).

Notes:

- 1. The terminating condition is like that definedby the UNTIL loop constructs of high-level languages. For example: DBMI can be stated as "decrement and branch until minus".
 - 2. Most assemblers accept DBRA for DBF for use when no condition is required for termination of a loop.
 - 3. There are two basic ways of entering a loop: at the beginning or by branching to the trailing DBcc instruction. If a loop structure terminated with DBcc is entered at the beginning, the control index count must be one less than the number of loop executions desired. This count is useful for indexed addressing modes and dynamically specified bit operations. However, when entering a loop by branching directly to the trailing DBcc instruction, the control index should equal the loop execution count. In this case, if a zero count occurs, the DBcc instruction will not branch, causing a complete bypass of the main loop.

DIVS

Signed Divide

DIVS

Operation	:	Destinatio	$pn/Source \rightarrow Destinat$	on				
Assembler		DIVO		20/10 - 1010				
Syntax	:	DIVS	<ea>, Dn</ea>	32/16→16r:16g				
Attributes	:	Size = (W	ord)					
Description	:	 Divide the destination operand by the source and store the result in the destination. The operation is performed using signed arithmetic. The destination operand is a long word and the source operand is a word. The result is 32-bits, such that the quotient is in the lower word (least significant 16 bits) of the destination and the remainder is in the upper word (most significant 16 bits) of the destination. Note that the sign of the remainder is the same as the sign of the dividend. Two special conditions may arise during the operation: Division by zero causes a trap. Overflow may be detected and set before completion of the instruction. If overflow is detected, the condition is flagged but the operands are unaffected. 						
Condition Co	ode	s:						
	[X N Z	V C * 0					
	N		ne quotient is negativ le by zero.	e. Cleared otherwise. Undefined if overflow				
	Z	: Set if th divide b	-	leared otherwise. Undefined if overflow or				
	v		•	tected. Cleared otherwise.				
		: Always						
	Х	: Not aff	ected.					
Instruc	tio	n Format :						
	15	5 14 13 12	2 11 10 9 8 7	6 5 4 3 2 1 0				
	1		Register 1 1 Dn	1 Effective Address Mode Register				
	<u>L.,</u>		······································					

DIVS

Instruction Fields :

Register field - Specifies any of the eight data registers. This field always specifies the destination operand.

Effective Address field - Specifies the source operand. Only data addressing modes are allowed as shown:

Addr. Mode	Mode	Register
Dn	000	reg, number :Dn
An	-	-
(An)	010	reg, number :An
(An) +	011	reg, number :An
– (An)	100	reg, number :An
d16 (An)	101	reg, number :An

Addr. Mode	Mode	Register
d8 (An, Xn)	110	reg, number :An
Abs.W	111	000
Abs.L	111	001
d16 (PC)	111	010
d8 (PC, Xn)	111	011
# <data></data>	111	100

Note: Overflow occurs if the quotient is larger than a 16-bit signed integer.

DIVU

DIVU

Unsigned Divide

 $Destination/Source \rightarrow Destination$ Operation : Assembler Syntax : DIVU <ea>, Dn $32/16 \rightarrow 16r:16q$ Attributes : Size = (Word)Description : Divide the destination operand by the source and store the result in the destination. The operation is performed using unsigned arithmetic. The destination operand is a long word and the source operand is a word. The result is 32-bits, such that the quotient is in the lower word (least significant 16-bits) of the destination and the remainder is in the upper word (most significant 16 bits) of the destination. Note that the sign of the remainder is the same as the sign of the dividend. Two special conditions may arise during the operation: 1. Division by zero causes a trap. 2. Overflow may be detected and set before completion of the instruction. If overflow is detected, the condition is flagged but the operands are unaffected. Condition Codes

- N : Set if the quotient is negative. Cleared otherwise. Undefined if overflow or divide by zero.
- Z : Set if the quotient is zero. Cleared otherwise. Undefined if overflow or divideby zero.
- ${\sf V}$: Set if division overflow is detected. Cleared otherwise.
- C : Always cleared.
- X : Not affected.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	0	0	Re	egist Dn	er	0	1	1		Effe Mo	ctive de		lress egist	

DIVU

DIVU

Instruction Fields :

Register field - Specifies any of the eight data registers. This field always spesifies the destination operand.

Effective Address field – Specifies the source operand. Only data addressing modes are allowed as shown:

Addr. Mode	Mode	Register
Dn	000	reg, number :Dn
An	-	-
(An)	010	reg, number :An
(An) +	011	reg, number :An
– (An)	100	reg, number :An
d16 (An)	101	reg, number :An

Addr. Mode	Mode	Register
d8 (An, Xn)	110	reg, number :An
Abs.W	111	000
Abs.L	111	001
d16 (PC)	111	010
d8 (PC, Xn)	111	011
# <data></data>	111	100

Note: Overflow occurs if the quotient is larger than a 16-bit unsigned integer.

EOR

Exclusive OR Logical

EOR

Assembler

Syntax : EOR Dn, <ea>

Attributes : Size = (Byte, Word, Long word)

Description : Exclusive OR the source operand to the destination operand and store the result in the destination location. The size of the operation may be specified to be byte, word, or long word. This operation is restricted to data registers as the source operand. The destination operand is specified in the effective address field.

Condition Codes :

Х	Ν	Ζ	V	С
-	*	*	*	0

 $N \ : \ Set \ if \ the \ most \ significant \ bit \ of \ the \ result \ is \ set. \ Cleared \ otherwise.$

Z : Set if the result is zero. Cleared otherwise.

- V : Always cleared.
- C : Always cleared.
- X : Not affected.

Instruction Format (word form) :

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	1	1	Re	egiste Dn	er	Op	o-Mo	de		Effe Mo		Add Re	lress gist	

Instruction Fields :

Register field - Specifies any of the eight data registers.

Op-Mode field -

Byte	Word	Long word	Operation
100	101	110	$< ea > \oplus < Dx > \rightarrow < ea >$

Effective Address field - Specifies the destination operand. Only data alterable addressing modes are allowed as shown:

EOR

EOR

	[I		1	—
Addr. Mode	Mode	Register		
Dn	000	reg, number :Dn] .	
An	-	-		
(An)	010	reg, number :An		
(An) +	011	reg, number :An		
– (An)	100	reg, number :An		
d16 (An)	101	reg, number :An]	

Addr. Mode	Mode	Register
d8 (An, Xn)	110	reg, number :An
Abs.W	111	000
Abs.L	111	. 001
d16 (PC)	111	010
d8 (PC, Xn)	111	011
# <data></data>	111	100

Note: Memory to data register operations are not allowed. EORI is used when the source is immediate data. Most assemblers automatically make this distinction.

EORI

${\bf Exclusive \ OR \ Immediate}$

EORI

Operation	:	Immediate Data \oplus Destination \rightarrow Destination
-----------	---	---

Assembler

Syntax : EORI #<data>, <ea>

Attributes : Size = (Byte, Word, Long word)

Description : Exclusive OR the immediate data to the destination operand and store the result in the destination location. The size of the operation may be specified to be byte, word, or long word. The immediate data matches the operation size.

Condition Codes :

<u>X</u>	Ν	Ζ	V	С
-	*	*	0	0

- N : Set if the most significant bit of the result is set. Cleared otherwise.
- Z : Set if the result is zero. Cleared otherwise.
- V : Always cleared.
- C : Always cleared.
- X : Not affected.

Instruction Format:

.15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	1	0	1	0	Si	ze				Add Re		
	Word Data (16 Bits)									Byte	e Dat	a (81	Bits)		
	Long word Data (32 Bits, including Previous Word)														

Instruction Fields :

Size field – Specifies the size of the operation:

00 - byte operation.

01 - word operation.

10 - long word operation.

Effective Address field - Specifies the destination operand. Only data alterable addressing modes are allowed as shown:

EORI

Addr. Mode	Mode	Register
Dn	000	reg, number :Dn
An	-	-
(An)	010	reg, number :An
(An) +	011	reg, number :An
– (An)	100	reg, number :An
d16 (An)	101	reg, number :An

Addr. Mode	Mode	Register
d8 (An, Xn)	110	reg, number :An
Abs.W	111	000
Abs.L	111	001
d16 (PC)	-	-
d8 (PC, Xn)	-	-
# <data></data>	-	-

Immediate field - (Data immediately following the instruction):

If size = 00, then the data is the low order byte of the immediate word.

If size = 01, then the data is the entire immediate word.

If size = 10, then the data is next two immediate words.

EORI to CCR

Exclusive OR Immediate to Condition Code

EORIto CCR

Operation	:	Source \oplus CCR \rightarrow CCR			
Assembler					
Syntax	:	EORI	# <data>, CCR</data>		
Attributes	:	Size = $(Byte)$			
Description	:	Exclusive	OR the immediate operand with the c		

Description : Exclusive OR the immediate operand with the condition codes and store the result in the low-order byte of the status register.

Condition Codes :

х	Ν	Z	v	с	
*	*	*	*	*	

- $N \ : \ Changed \ if \ bit \ 3 \ of \ immediate \ operand \ is \ one. \ Unchanged \ otherwise.$
- Z : Changed if bit 2 of immediate operand is one. Unchanged otherwise.
- V : Changed if bit 1 of immediate operand is one. Unchanged otherwise.
- C : Changed if bit 0 of immediate operand is one. Unchanged otherwise.
- X : Changed if bit 4 of immediate operand is one. Unchanged otherwise.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	1	0	1	0	0	0	1	1	1	1	0	0
0	0	0	0	0	0	0	0			Byte	Dat	a (8	Bits)		

EORI to SR

Exclusive OR Immediate

EORI to SR

to the Status Register (Privileged Instruction)

Operation	: If supervisor state							
		then Source \oplus SR \rightarrow S						
		else T	RAP;					
Assembler								
Syntax	:	EORI	# <data>, SR</data>					

Attributes : Size = (Word)

Description : Exclusive OR the immediate operand with the contents of the status register and store the result in the status register. All bits of the status register are affected.

Condition Codes

Ζ х Ν v С * * * * *

•

- N: Changed if bit 3 of immediate operand is one. Unchanged otherwise.
- Z : Changed if bit 2 of immediate operand is one. Unchanged otherwise.
- V : Changed if bit 1 of immediate operand is one. Unchanged otherwise.
- C : Changed if bit 0 of immediate operand is one. Unchanged otherwise.
- X : Changed if bit 4 of immediate operand is one. Unchanged otherwise.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	1	0	1	0	0	1	1	1	1	1	0	0
	Word Data (16 Bits)														

EXG

Exchange Register

EXG

Operation	:	$Xx \leftrightarrow Xy$
Assembler Syntax	:	EXG Dx, Dy EXG Ax, Ay EXG Dx, Ay
Attributes	:	Size = (Long word)
Description	:	 Exchange the contents of two registers. This exchange is always a long (32-bit) operation. Exchange works in three modes: 1. Exchange data registers. 2. Exchange address registers. 3. Exchange a data register and an address register.
Condition Co	ode	s : Not affected.

Instruction Format :

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0	Re	gister	Xx	1		Op	o-Mo	de		Reg	gister	Ху

Instruction Fields :

Register Xx field - Specifies either a data register or an address register depending on the mode. If the exchange is between data and address registers, this field always specifies the data register.

Op-Mode field – Specifies whether exchanging:

01000 - data registers.

01001 - address registers.

10001 - data register and address register.

Register Xy field - Specifies either a data register or an address register depending on the mode. If the exchange is between data and address registers, this field always specifies the address register.

EXT

Sign Extend

 $\mathbf{E}\mathbf{X}\mathbf{T}$

 $Operation \quad : \quad Destination \ Sign-extended \rightarrow Destination$

Assembler

Syntax : EXT Dn

Attributes : Size = (Word, Long word)

Description : Extend the sign bit of a data register from a byte to a word, or from a word to a long word, depending on the size selected. If the operation is word, bit [7] of the designated data register is copied to bits [15:8] of that data register. If the operation is long, bit [15] of the designated data register is copied to bits [31:16] of the data register.

Condition Codes

X N Z V C - * * 0 0

•

- N : Set if the result is negative. Cleared otherwise.
- Z : Set if the result is zero. Cleared otherwise.
- V : Always cleared.
- C : Always cleared.
- X : Not affected.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0	1	0	0	1	0	0	O	o-Mod	de	0	0		Reg	jister	Dn	

Instruction Fields :

Op-Mode field - Specifies the size of the sign-extension operation:

010 - Sign-extend low order byte of data register to word.

011 - Sign-extend low order word of data register to long word.

Register field - Specifies the data register whose content is to be sign-extended.

ILLEGAL Take Illegal Instruction Trap ILLEGAL $SSP - 2 \rightarrow SSP;$ Operation : Vector Offset \rightarrow (SSP); $SSP - 4 \rightarrow SSP;$ $PC \rightarrow (SSP);$ $SSP - 2 \rightarrow SSP;$ $SR \rightarrow (SSP);$ Illegal Instruction Vector Address \rightarrow PC Assembler Syntax ILLEGAL : Attributes Unsized • Description This bit pattern causes an illegal instruction exception. All other illegal : instruction bit patterns are reserved for future exception of the instruction set. The TMP68010 will first write the exception vector offset and format code to the system stack followed by the PC and SR to complete a 4-word exception stack frame.

Condition Codes : Not affected.

Instruction Format:

15						-	-					-		· ·	0
0	1	0	0	1	0	1	0	1	1	1	1	1	1	0	0

TOSHIBA		Т	LCS-68000
JMP		Jump	JMP
Operation	:	Destination Address \rightarrow PC	
Assembler			
Syntax	:	JMP <ea></ea>	
Attributes	:	Unsized	
Description	:	Program execution continues at the effective address specific instruction. The address is specified by the control addressing mod	
Condition C		. Not official	

Condition Codes : Not affected.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	1	1	0	1	1		Effe Moe	ctive de	Add Re	lress gist	

Instruction Fields :

Effective Address field – Specifies the address of the next instruction. Only control addressing modes are allowed as shown:

Addr. Mode	Mode	Register
Dn	-	-
ʿAn	-	-
(An)	010	reg, number :An
(An) +	-	-
– (An)	-	-
d16 (An)	101	reg, number :An

Addr. Mode	Mode	Register
d8 (An, Xn)	110	reg, number :An
Abs.W	111	000
Abs.L	111	001
d16 (PC)	111	010
d8 (PC, Xn)	111	011
# <data></data>	-	-

JSR

Jump to Subroutine

JSR

Operation : $SP - 4 \rightarrow SP$; $PC \rightarrow (SP)$; Destination Address $\rightarrow PC$

Assembler

Syntax : JSR <ea>

Attributes : Unsized

Description : The long word address of the instruction immediately following the JSR instruction is pushed onto the system stack. Program execution then continues at the address specified in the instruction.

Condition Codes : Not affected.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	.1	1	0	1	0		Effe Mod	ctive de	Add Re	ress gist	

Instruction Fields :

Effective Address field – Specifies the address of the next instruction. Only control addressing modes are allowed as shown:

Addr. Mode	Mode	Register	Addr. Mode	Mode	Register
Dn	-	-	d8 (An, Xn)	110	reg, number :An
An	-	-	Abs.W	111	. 000
(An)	010	reg, number :An	Abs.L	111	001
(An) +	-		d16 (PC)	111	010
– (An)	-	_	d8 (PC, Xn)	111	011
d16 (An)	101	reg, number :An	# <data></data>	-	. –

LEA

Load Effective Address

LEA

Operation	:	<ea>→An</ea>
Assembler		
Syntax	:	LEA <ea>, An</ea>
Attributes	:	Size = (Long word)

Description : The effective address is loaded into the specified address register. All 32 bits of the address register are affected by this instruction.

Condition Codes : Not affected.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	Re	egist An	er	1	1	1		Effe Mo		Add Re	ress gist	

Instruction Fields :

Register field - Specifies the address register which is to be loaded with the effective address.

Effective Address field - Specifies the address to be loaded into the address register. Only control addressingmodes are allowed as shown:

Addr. Mode	Mode	Register	Addr. Mode	Mode	Register
Dn	-	-	d8 (An, Xn)	110	reg, number :An
An	-	-	Abs.W	111	000
(An)	010	reg, number :An	Abs.L	111	001
(An) +	-	_	d16 (PC)	111	010
– (An)	-	-	d8 (PC, Xn)	111	011
d16 (An)	101	reg, number :An	# <data></data>	-	-

LINK

Link and Allocate

LINK

Operation	:	$SP - 4 \rightarrow SR;$ $SP \rightarrow An;$	$An \rightarrow (SR);$ $SP + disp \rightarrow SP$
Assembler Syntax	:	LINK An, # <di< td=""><td>splacement></td></di<>	splacement>
Attributes	:	Size = Unsized	
Description	:	After the push, the a Finally, the 16-bit si pointer. The content	of the specified address register is pushed onto the stack. ddress register is loaded from the updated stack pointer. gn-extended displacement operand is added to the stack t of the address register occupies one long word on the splacement is specified to allocate stack area.

Condition Codes : Not affected.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	1	1	0	0	1	0	1	0	Register		
	Word Displacement														

Instruction Fields :


Register field - Specifies the address register through which the link is to be constructed.

Displacement field - Specifies the twos complement integer which is to be added to the stack pointer.

Note: LINK and UNLK can be used to maintain a linked list of local data and parameter areas on the stack for nested subroutine calls.

TOSHIBA		TLCS-68000
LSL		Logical Shift LSL
LSR		LSR
Operation	:	Destination Shifted by $< \text{count} > \rightarrow \text{Destination}$
Assembler Syntax	:	LSd Dx, Dy LSd # <data>, Dy</data>
		LSd <ea> where d is direction, L or R</ea>
Attributes	:	Size = (Byte, Word, Long word)
Description	:	 Shift the bits of the operand in the direction (L or R) specified. The carry bit receives the last bit shifted out of the operand. The shift count for the shifting of a register may be specified in two different ways: 1. Immediate - the shift count is specified in the instruction (shift range 1~8). 2. Registe - the shift count is contained in a data register specified in the instruction (shift count modulo 64). The size of the operation may be specified to be byte, word, or long word. The content of memory may be shifted one bit only, and the operand size is
		restricted to a word. For LSL, the operand is shifted left; the number of positions shifted is the

For LSL, the operand is shifted left; the number of positions shifted is the shift count. Bits shifted out of the high order bit go to both the carry and the extend bits; zeroes are shifted into the low order bit.




For LSR, the operand is shifted right; the number of positions shifted is the shift count. Bits shifted out of the low order bit go to both the carry and the extend bits; zeroes are shifted into the high order bit.

LSL LSR

LSL

LSR



Condition Codes :

Х	Ν	Z	V	С
*	*	*	0	*

- N : Set if the result is negative. Cleared otherwise.
- $Z \ : \ Set if the result is zero. Cleared otherwise.$
- V : Always cleared.
- C : Set according to the last bit shifted out of the operand. Cleared for a shift count of zero.
- X : Set according to the last bit shifted out of the operand. Unaffected for a shift count of zero.

Instruction Format (Register Shifts) :

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	0		oun egist		dr	Si	ze	i/r	0	1	Re	egist	er

Instruction Field (Register Shifts) :

Count/Register field -

- If i/r = 0, he shift count is specified in this field. The values $0, 1 \sim 7$ represent a range of 8, 1 to 7 respectively.
- If i/r = 1, the shift count (modulo 64) is contained in the data register specified in this field.

dr field - Specifies the direction of the shift:

0 - shift right.

1 – shift left.

Size field - Specifies the size of the operation:

- 00 byte operation.
- 01 word operation.
- 10 long word operation

i/r field —

If i/r = 0, Specifies immediate shift count.

If i/r = 1, Specifies register shift count.

Register field - Specifies a data register whose content is to be shifted.

LSL

LSR

Instruction Format (Memory Shifts) :

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	0	0	0	1	dr	1	1		Effe Mod	ctive de	Adc Re	lress egiste	er

instruction Fields (Memory Shifts) :

dr field - Specifies the direction of the shift:

0 - shift right.

1 - shift left.

Effective Address field - Specifies the operand to be shifted. Only memory alterable addressing modes are allowed as shown:

Addr. Mode	Mode	Register	Addr. Mode	Mode	Register
Dn	-	-	d8 (An, Xn)	110	reg, number :An
An	-	-	Abs.W	111	000
(An)	010	reg, number :An	Abs.L	111	001
(An) +	011	reg, number :An	d16 (PC)	-	_
– (An)	100	reg, number :An	d8 (PC, Xn)	-	-
d16 (An)	101	reg, number :An	# <data></data>	· -	-

LSL

LSR

MOVE Move Data from Source to Destination MOVE

Operation	:	$Source \rightarrow Destination$
Assembler Syntax	:	MOVE <ea>, <ea></ea></ea>
Attributes	:	Size = (Byte, Word, Long word)
Description	:	Move the content of the source

scription : Move the content of the source to the destination location. The data is examined as it is moved, and the condition codes set accordingly. The size of the operation may be specified to be byte, word, or long word.

Condition Codes :

х	Ν	Ζ	V	С
-	*	*	0	0

- $N \ : \ Set \ if \ the \ result \ is \ negative. Cleared \ otherwise.$
- Z : Set if the result is zero. Cleared otherwise.
- V : Always cleared.
- C : Always cleared.
- X : Not affected.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	Si	ze	R		estir er	atio M	n Iode			Effe Mod	ctive de	Ado Re	lress aist	

Instruction Fields :

Size field - Specifies the size of the operand to be moved:

01 - byte operation.

11 - word operation.

10 - long word operation.

Destination Effective Address field – Specifies the destination location. Only data alterable addressing modes are allowed as shown:

Addr. Mode	Mode	Register	Addr. Mode	Mode	Register
Dn	000	reg, number :Dn	d8 (An, Xn)	110	reg, number :An
An	-	-	Abs.W	111	000
(An)	010	reg, number :An	Abs.L	111	001
(An) +	011	reg, number :An	d16 (PC)	-	-
– (An)	100	reg, number :An	d8 (PC, Xn)		-
d16 (An)	101	reg, number :An	# <data></data>	-	-

MOVE

Source Effective Address field - Specifies the source operand. All addressing modes are allowed as shown:

Addr. Mode	Mode	Register	Addr. Mode	Mode	Register
Dn	000	reg, number :Dn	d8 (An, Xn)	110	reg, number :An
An*	001	reg, number :An	Abs.W	111	000
(An)	010	reg, number :An	Abs.L	111	001
(An) +	011	reg, number :An	d16 (PC)	111	010
– (An)	100	reg, number :An	d8 (PC, Xn)	111	011
d 16 (An)	101	reg, number :An	# <data></data>	111	100

* : For byte size operation, address register direct is not allowed.

Notes: 1. MOVEA is used when the destination is an address register. Most assemblers automatically make this distinction.

2. MOVEQ can also be used for certain operations on data registers.

MOVE from CCR

Move from the Condition Code Register MOVE from CCR

Operation : CCR→Destination Assembler Syntax : MOVE CCR, <ea> Attributes : Size = (Word) Description : The content of the status register is moved to the destination location. The source operand is a word, but only the low order byte contains the conditioncodes. The upper byte is all zeroes.

Condition Codes : Not affected.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	0	1	0	1	1		Effe Mod	ctive de	Add Re	lress gist	

Instruction Fields :

Effective Address field - Specifies the destination location. Only data alterable addressing modes are allowed as shown:

Addr. Mode	Mode	Register
Dn	000	reg, number :Dn
An	-	-
(An)	010	reg, number :An
(An) +	011	reg, number :An
– (An)	100	reg, number :An
d16 (An)	101	reg, number :An

Addr. Mode	Mode	Register
d8 (An, Xn)	110	reg, number :An
Abs.W	111	000
Abs.L	111	001
d16 (PC)	-	-
d8 (PC, Xn)	-	-
# <data></data>	-	-

Notes: MOVE from CCR is a word operation. ANDI, ORI, and EORI to CCR are byte operations.

MOVE to CCR Move to the Condition Code Register MOVE to CCR

Operation	:	Source-	→CCR
-----------	---	---------	------

Assembler

Syntax : MOVE <ea>, CCR

٠

- Attributes : Size = (Word)
- Description : The content of the source operand is moved to the condition codes. The source operand is a word, but only the low order byte is used to update the condition codes. The upper byte is ignored.

Condition Codes

- X N Z V C
- $N \ : \ Set the same as bit 3 of the source operand.$
- ${\tt Z}$: Set the same as bit 2 of the source operand.
- V: Set the same as bit 1 of the source operand.
- C : Set the same as bit 0 of the source operand.
- X : Set the same as bit 4 of the source operand.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	1	0	0	1	1		Effe Mod	ctive de	Add Re	ress gist	

Instruction Fields :

Effective Address field – Specifies the location of the source operand. Only data addressing modes are allowed as shown:

MOVE to CCR

MOVE to CCR

Addr. Mode	Mode	Register
Dn	000	reg, number :Dn
An	-	-
(An)	010	reg, number : An
(An) +	011	reg, number :An
– (An)	100	reg, number : An
d16 (An)	101	reg, number :An

Addr. Mode	Mode	Register
d8 (An, Xn)	110	reg, number :An
Abs.W	111	000
Abs.L	111	001
d16 (PC)	111	010
d8 (PC, Xn)	111	011
# <data></data>	111	100

Notes: MOVE to CCR is a word operation. ANDI, ORI, and EORI to CCR are byte operations.

MOVE to SR

Move to the Status Register

MOVE to SR

(Privileged Instruction)

Operation	:	If supervisor stsate
		$thenSource \rightarrow SR$
		else TRAP;
Assembler		

Syntax : MOVE <ea>, SR

Attributes : Size = (Word)

Description : The content of the source operand is moved to the status registe. The source operand is a word and all bits of the status register are affected.

Condition Codes : Not affected.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	1	1	0	1	1		Effe Mod	ctive de		ress giste	

Instruction Fields :

Effective Address field – Specifies the locaation of the source operand. Only data addressing modes are allowed as shown:

Addr. Mode	Mode	Register
Dn	000	reg, number :Dn
An	-	-
(An)	010	reg, number :An
(An) +	011	reg, number :An
– (An)	100	reg, number :An
d16 (An)	101	reg, number :An

Addr. Mode	Mode	Register
d8 (An, Xn)	110	reg, number :An
Abs.W	111	000
Abs.L	111	001
d16 (PC)	111	010
d8 (PC, Xn)	111	011
# <data></data>	111	100

MOVE from SR Move from the Status Register MOVE from SR

Operation	:	$SR \rightarrow Destination$	
Assembler Syntax	:	MOVE SR, <ea></ea>	
Attributes	:	Size = (Word)	
Description	:	The content of the status register is moved to the destination location. The operand size is a word.	;

Condition Codes : Not affected.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	0	0	0	1	1		Effe Mo	ctive de	Add Re	ress gist	

Instruction Fields :

Effective Address field – Specifies the destination location. Only data alterrable addressing modes are allowed as shown:

Addr. Mode	Mode	Register
Dn	000	reg, number :Dn
An	-	-
(An)	010	reg, number :An
(An) +	011	reg, number : An
– (An)	100	reg, number :An
d16 (An)	101	reg, number :An

Addr. Mode	Mode	Register
d8 (An, Xn)	110	reg, number :An
Abs.W	111	000
Abs.L	111	001
d16 (PC)	-	-
d8 (PC, Xn)	-	-
# <data></data>	-	-

Note: A memory destination is read beforre it is wrritten to.

d16 (An)

101

Move from	SR	Move	e from the S	Status Register	Mov	e from SR
				l Instruction)	-	
Operation			tate Destination			
Assembler	MOVE					
Syntax	: MOVE	L SR,	, < ea >			
Attributes	: Size =	(Word)				
Description			f the status r ize is a word.	egister is moved to	the destina	tion location.
Condition Cod	les : 1	Not affec	ted.			
Instruction Fo	ormat:					
	15	14 1.3 1	2 11 10 9	87654	3 2 1 0	
	0	1 0 0	0 0 0	0 1 1 Effect Mode	ive Address Register	
Instruction Fi	ields :					
Effortin	o Addrood	field	- Specifier th	a doctination locat	ion Only d	ata altarahla
			- Specifies in wed as shown	e destination locat		ata alteraole
auuressi	ing modes	are and	wed as shown	L.		
Add. Mo	ode	Mode	Register	Add. Mode	Mode	Register
Dn		000	reg. Number:An	d8 (An, Xn)	110	reg. Number:An
An		-	_	Abs. W	111	000
(An)	(An) 010 reg. Number:An		Abs. L	111	001	
(An) +		011	reg. Number:An	d16 (PC)		-
– (An)		100	reg. Number:An	d8 (PC, Xn)	-	-

Note: Use the MOVE from CCR instruction to access only the condition codes.

reg. Number:An

#<data>

_

_

Move USP

Move User Stack Pointer (Privileged Instruciton)

Move USP

Operation : If supervisor state								
then $USP \rightarrow An \text{ or } An \rightarrow USP$								
		else TR	AP;					
Assembler		MOVE	USP, An					

Syntax : MOVE An, USP

Attributes : Size = (Long word)

Description : The contents of the user stack pointer are transferred to or from the specified address register.

Condition Codes : Not affected.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	1	1	0	0	1	1	0	dr	A Re	ddre egist	

Instruction Fields :

dr field - Specifies the direction of transfer:

0 - transfer the address register to the USP.

1 - transfer the USP to the address register.

Register field - Specifies the address register to or from which the user stack pointer is to be transferred.

MOVEA

Move Address

MOVEA

Operation	:	Source \rightarrow Destination	
Assembler Syntax		MOVEA <ea>, An</ea>	
Syntax	·	MOVEA <ea>, All</ea>	
Attributes	:	Size = (Word, Long word)	
Description	:	Move the content of the source to the desite the operation may be specified to be we operands are sign extended to 32-bit quarteries.	ord or long word. Word size source

Condition Codes : Not affected.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	Si	ze		stinait egiste		0	0	1		Мо	Sou de	irce Re	egiste	er

Instruction Fields :

Size field - Specifies the size of the operand to be moved:

11 - Word operation. The source operand is sign-extended to a long operand and all 32 bits are loaded into the address register.

10 - Long word operation.

Destination Register field – Specifies the destination address register.

Source Effective Address field - Specifies the location of source operand. All addressing modes are allowed as shown:

Add. Mode	Mode	Register		Add. Mode	Mode	Register
Dn	000	-		d8 (An, Xn)	110	reg. Number:An
An	001	-	[Abs. W	111	000
(An)	010	reg. Number:An		Abs. L	111	001
(An) +	011	reg. Number:An		d16 (PC)	111	010
– (An)	100	reg. Number:An		d8 (PC, Xn)	111	011
d16 (An)	101	reg. Number:An		# <data></data>	111	100

MOVEC

MOVEC

Move to/from Control Register (Privileged Instruction)

Operation: If supervisor state
then $\operatorname{Rc} \rightarrow \operatorname{Xn} \operatorname{or} \operatorname{Xn} \rightarrow \operatorname{Rc}$
else TRAP;AssemblerMOVECSyntax: MOVECXn, Rc

Attributes : Size = (Long word)

Description : Copy the contents of the specified control register (Rc) to the specified general register or copy the contents of the specified general register to the specified control register. This is always a 32-bit transfer even though the control register may be implemented with fewer bits. Unimplemented bits are read as zeros.

Condition Codes : Not affected.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	1	1	0	0	1	1	1	1	0	1	dr
A/D	Re	egist	er					Con	trol	Regi	ster	I		L	

Instruction Fields:

dr field – Specifies the direction of transfer:

- 0 control register to general register
- 1 general register to control register

A/D field - Specifies the type of general register:

- 0 data register
- 1 address register

Register field – Specifies the register number.

Control Register field – Specifies the control register.

- Hex Control Register
- 000 Source Function Code (SFC) register.
- 001 Destination Function Code (DFC) register.
- 800 User Stack Pointer (USP).
- 801 Vector Base Register (VBR).

All other codes cause an illegal instruction exception.

MOVEM

Move Multiple Registers

MOVEM

Operation	:	$Registers \rightarrow Destination$					
		$Source \rightarrow Registers$					
Assembler		MOVEM	register list, <ea></ea>				

Syntax : MOVEM <ea>, register list

Attributes : Size = (Word, Long word)

Description

: Selected registers are transferred to or from consecutive memory locations starting at the location specified by the effective address. A register is transferred if the bit corresponding to that register is set in the mask field. The instruction selects how much of each register is transferred; either the entire long word can be moved or just the low order word. In the case of a word transfer to the registers, each word is sign-extended to 32 bits (including data registers) and the resulting long word loaded into the associated register. MOVEM allows three forms of address modes: the control modes, the predecrement mode, or the postincrement mode. If the effective address is in one of the control modes, the registers are transferred starting at the specified address and up through higher addresses. The order of transfer is from data register 0 to data register 7, then from address register 0 to address register 7.

If the effective address is the predecrement mode, only a register to memory operation is allowed. The registers are stored starting at the specified address minus the operand length (2 or 4) and down through lower addresses. The order of storing is from address register 7 to address register 0, then from data register 7 to data register 0. The decremented address register is updated to contain the address of the last word stored.

If the effective address is the postincrement mode, only a memory to register operation is allowed. The registers are loaded starting at the specified address and up through higher addresses. The order of loading is the same as for the control mode addressing. The incremented address register is updated to contain the address of the last word loaded plus the operand length (2 or 4).

Condition Codes: Not affected.

MOVEM

MOVEM

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	dr	0	0	1	Sz		Effe Mod			lress gist	
					I	Regi	ster	_ist N	Лask						

Instruction Fields :

dr field – Specifies the direction of the transfer:

0 - register to memory.

1 - memory to register.

Sz field - Specifies the size of the registers being transferred:

- 0 word transfer.
- 1 long word transfer.

Effective Address field — Specifies the memory address to or from which the registers are to be moved. For register to memory transfers, only control alterable addressing modes or the predecrement addressing mode are allowed as shown:

Addr. Mode	Mode	Register	Addr. Mode	Mode	Register
Dn	-	-	d8(An, Xn)	110	reg. number:An
An	-	-	Abs.W	111	000
(An)	010	reg. number:An	Abs.L	111	001
(An) +	-	-	d16 (PC)	-	-
– (An)	100	reg. number:An	d8 (PC, Xn)	-	-
d16 (An)	101	reg. number:An	# <data></data>	-	-

For memory to register transfers, only control addressing modes or the postincrement addressing mode are allowed as shown:

Addr. Mode	Mode	Register	Addr. Mode	Mode	Register
Dn	-	-	d8(An, Xn)	110	reg. number:An
An	-	-	Abs.W	111	000
(An)	010	reg. number:An	Abs.L	111	001
(An) +	011	reg. number:An	d16 (PC)	111	010
– (An)	-	_	d8 (PC, Xn)	111	011
d16 (An)	101	reg. number:An	# <data></data>	-	-

MOVEM

Register List Mask field — Specifies which registers are to be transferred. The low order bit corresponds to the first register to be transferred; the high bit corresponds to the last register to be transferred. Thus, both for control modes and for the postincrement mode addresses, the mask correspondence is

	14						<u> </u>			<u> </u>		-	-	· ·	0
A7	A6	A5	Α4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0

while for the predecrement mode addresses, the mask correspondence is

	14					-								· · · · ·	
D0	D1	D2	D3	D4	D5	D6	D7	A0	A1	A2	A3	A4	A5	A6	A7

Note :

An extra read bus cycle occurs for memory operands. This accesses an operand at one address higher than the last register image required.

.

MOVEP		Move Peripheral Data MOVEP	
Operation	:	Source \rightarrow Destination	
Assembler Syntax	:	MOVEPDx, d16 (Ay)MOVEPd16 (Ay), Dx	
Attributes	:	Size = (Word, Long word)	
Description	:	Data is transferred between a data register and alternate bytes of memory, starting at the location specified and incrementing by two. The high order byte of the data register is transferred first and the low order byte is transferred last. The memory address is specified using the address register indirect plus 16-bit displacement addressing mode. This instruction is designed to work with 8-bit peripherals on a 16-bit data bus. If the address is even, all the transfers are made on the high order half of the data bus; if the address is odd, all the transfers are made on the low order half of the data bus. On an 8-bit or 32-bit bus, the instruction still accesses every other byte.	r s s s
Example	:	Long transfer to/from an even address.	
		Byte organization in register	
		31 24 23 16 15 8 7 0 Hi-Order Mid-Upper Mid-Lower Low-Order	

Byte organization i	n memory (low	address at top)
---------------------	---------------	-----------------

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			Hi-O	rder											
		N	/id-l	Jppe	r										
		N	Aid-L	owe	r										
		L	.ow-(Orde	r										

MOVEP

MOVEP

Example

: Word transfer to/from an odd address.

Byte organization in register

31	24	23	16	15	8	7	0
				High	-Order	Lov	v-Order

Byte organization in memory (low address at top)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
										Н	igh-	Orde	er		
										L	ow-(Orde	r		

Condition Codes : Not affected.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	Re	Data egist	er	Op	o-Mo	de	0	0	1	A Re	ddre egist	ess er
						Dis	splac	eme	nt						

Instruction Fields : Data Register field – Specifies the data register to or from which the data is to be transferred.

Op-Mode field - Specifies the direction and size of the operation:

100 - transfer word from memory to register.

101 - transfer long from memory to register.

110 - transfer word from register to memory.

111 - transfer long from register to memory.

Address Register field – Specifies the address register which is used in the address register indirect plus displacement addressing mode.

Displacement field - Specifies the displacement which is used in calculating the operand address.

MOVEQ

Move Quick

MOVEQ

Operation :		Immediate Data \rightarrow Destination	
-------------	--	--	--

Assembler

Syntax :		MOVEQ	# <data>, Dn</data>
----------	--	-------	---------------------

Attributes : Size = (Long word)

Description : Move immediate data to a data register. The data is contained in an 8-bit field within the operation word. The data is sign-extended to a long word operand and all 32 bits are transferred to the data register.

Condition Codes :

Ζ х Ν v С * 0 * 0

N : Set if the result is negative. Cleared otherwise.

Z : Set if the result is zero. Cleared otherwise.

V : Always cleared.

- C : Always cleared.
- X : Not affected.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	1	1	Re	egist Dn	er	0				Da	ata			

Instruction Fields : Register field - Specifies the data register to be loaded.

Data field -8 bits of data which are sign extended to a long word operand.

MOVES	Move Alternate Address Space MOVES
	(Privileged Instruction)
Operation :	If supervisor state then $Xn \rightarrow Destination [DFC]$ or Source [SFC] $\rightarrow Xn$ else TRAP;
Assembler Syntax :	MOVES Xn, <ea> MOVES <ea>, Xn</ea></ea>
Attributes :	Size = (Byte, Word, Long word)
Description :	Move the byte, word, or long word operand from the specified general register to a location within the address space specified by the destination function code (DFC) register. Or, move the byte, word, or long word operand from a location within the address space specified by the source function code (SFC) register to the specified general register. If the destination is a data register, the source operand replaces the corresponding low-order bits of that data register. If the destination is an address register, the source operand is sign-extended to 32 bits and then loaded into that address register.
Condition Code	
Instruction For	nat:
	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 0 0 1 1 1 0 Size Effective Address Mode Register A/D Register dr 0 0 0 0 0 0 0 0 0 0 0
Instruction Fiel	 ds : Size field - Specifies the size of the operation: 00 - byte operation. 01 - word operation. 10 - long word operation. Effective Address field - Specifies the source or destination location within the alternate address space. Only alterable memory addressing modes are allowed as shown: A/D field - Specifies the type of general register: 0 - data register. 1 - address register.

MOVES

```
MOVES
```

Register field - Specifies the register number. dr field - Specifies the direction of the transfer: 0 - from <ea> to general register. 1 - from general register to <ea>. MOVES.x An, (An) + or MOVES.x An, -(An) where An is the same address register for both source and destination and is an undefined operation. The value stored in memory is undefined.

NOTE

On the TMP68010 implementations, the value stored is the incremented or the decremented value of An. This implementation may not appear on future devices.

Addr. Mode	Mode	Register	Addr. Mode	Mode	Register
Dn	-	-	d8 (An, Xn)	110	reg. number:An
An	-	-	Ads.W	111	000
(An)	010	reg. number:An	Ads.L	111	001
(An) +	011	reg. number:An	d16 (PC)	_	-
– (An)	100	reg. number:An	d8 (PC, Xn)		-
d16 (An)	101	reg. number:An	# <data></data>	-	_

MULS

Signed Multiply

MULS

Operation : Source *Destination \rightarrow Destination

Assembler

Syntax : MULS $\langle ea \rangle$, Dn $16 \times 16 \rightarrow 32$

Attributes : Size = (Word)

Description

: Multiply two signed operands yielding a signed result. The operation is performed using signed arithmetic.

The multiplier and multiplicand are both word operands and the result is long word operand. A register operand is taken from the low order word, the upper word is unused. All 32 bits of the product are saved in the destination data register.

Condition Codes :

Х	N	Ζ	V	С
1	*	*	0	0

N : Set if the result is negative. Cleared otherwise.

Z : Set if the result is zero. Cleared otherwise.

- V : Always cleared.
- C : Always cleared.
- X : Not affected.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0	Re	egiste Dn	er	1	1	1		Effe Mod			ress egist	

MULS

MULS

Instruction Fields : Register field - Specifies one of the data registers. This field always specifies the destination.

Effective Address field - Specifies the source operand. Only data addressing modes are allowed as shown:

Addr. Mode	Mode	Register	Addr. Mode	Mode	Register
Dn	000	reg. number:Dn	d8 (An, Xn)	110	reg. number:An
An		-	Ads.W	111	000
(An)	010	reg. number:An	Ads.L	111	001
(An) +	011	reg. number:An	d16 (PC)	111	010
– (An)	100	reg. number:An	d8 (PC, Xn)	111	011
d16 (An)	101	reg. number:An	# <data></data>	111	100

MULU

Unsigned Multiply

MULU

Operation	:	Source *Destination \rightarrow Destination
Assembler Syntax	:	MULS $\langle ea \rangle$, Dn $16 \times 16 \rightarrow 32$
Attributes	:	Size = (Word)
Description	:	Multiply two unsigned operands yielding a unsigned result. The operation is performed using unsigned arithmetic. The multiplier and multiplicand are both word operands and the result is a long word operand. A register operand is taken from the low order word, the upper word is unused. All 32 bits of the product are saved in the destination

Condition Codes :

Ν Ζ V С х -* * 0 0

data register.

N : Set if the result is negative. Cleared otherwise.

Z : Set if the result is zero. Cleared otherwise.

- V : Always cleared.
- C : Always cleared.
- X : Not affected.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0	R	egist Dn	er	0	1	1		Effe Mod			lress egist	

MULU

Instruction Fields : Register field - Specifies one of the data registers. This field always specifies the destination.

Effective Address field - Specifies the source operand. Only data addressing modes are allowed as shown:

Addr. Mode	Mode	Register	Addr. Mode	Mode	Register
Dn	000	reg. number:Dn	d8 (An, Xn)	110	reg. number:An
An	-	-	Ads.W	111	000
(An)	010	reg. number:An	Ads.L	111	001
(An) +	011	reg. number:An	d16 (PC)	111	010
– (An)	100	reg. number:An	d8 (PC, Xn)	111	011
d16 (An)	101	reg. number:An	# <data></data>	111	100

NBCD

Negate Decimal with Extend

NBCD

Operation : $0 - Destination_{10} - X \rightarrow Destination$

Assembler

Syntax : NBCD <ea>

Attributes : Size = (Byte)

Description

: The operand addressed as the destination and the extend bit are subtracted from zero. The operation is performed using decimal arithmetic. The result is saved in the destination location. This instruction produces the tens complement of the destination if the extend bit is clear, the nines complement if the extend bit is set. This is a byte operation only.

Condition Codes

Ν Ζ U * U.

N : Undefined.

Z : Cleared if the result is non-zero. Unchanged otherwise.

V : Undefined.

C : Set if a borrow (decimal) was generated. Cleared otherwise.

X: Set the same as the carry bit.

Note:

:

Normally the Z condition code bit is set via programming before the start of an operation. This allows successful tests for zero results upon completion of multiple precision operations.

Instruction Format :

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	0	0	0	0	0		Effe Mod			ress egist	

NBCD

NBCD

Instruction Fields : Effective Address field – Specifies the destination operand. Only data alterable addressing modes are allowed as shown:

Addr. Mode	Mode	Register	Addr. Mode	Mode	Register
Dn	000	reg. number:Dn	d8 (An, Xn)	110	reg. number:An
An	-	-	Ads.W	111	000
(An)	010	reg. number:An	Ads.L	111	001
(An) +	011	reg. number:An	d16 (PC)	-	-
– (An)	100	reg. number:An	d8 (PC, Xn)	-	-
d16 (An)	101	reg. number:An	# <data></data>	-	-

NEG

Negate

NEG

Operation :	$0 - \text{Destination} \rightarrow \text{Destination}$	

Assembler

Syntax : NEG <ea>

Attributes : Size = (Byte, Word, Long word)

Description : The operand addressed as the destination is subtracted from zero. The result is stored in the destination location. The size of the operation may be specified to be byte, word, or long word.

Condition Codes :

х Ν Ζ ٧ С * * * * *

- N : Set if the result is negative. Cleared otherwise.
- Z : Set if the result is zero. Cleared otherwise.

 $V \ : \ Set \ if \ an \ overflow \ is \ generated. \ Cleared \ otherwise.$

- C : Cleared if the result is zero. Set otherwise.
- X : Set the same as the carry bit.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	1	0	0	Si	ze		Effe Mod	ctive e	Add R	ress egist	ter

NEG

Instruction Fields : Size field - Specifies the size of the operation.

- 00 byte operation
- 01 word operation
- 10 long word operation

Effective Address field - Specifies the destination operand. Only data alterable addressing modes are allowed as shown:

Addr. Mode	Mode	Register	Addr. Mode	Mode	Register
Dn	000	reg. number:Dn	d8 (An, Xn)	110	reg. number:An
An	-	-	Ads.W	111	000
(An)	010	reg. number:An	Ads.L	111	001
(An) +	011	reg. number:An	d16 (PC)	-	-
– (An)	100	reg. number:An	d8 (PC, Xn)	-	-
d16 (An)	101	reg. number:An	# <data></data>	-	-

NEGX

Negate with Extend

NEGX

Operation : $0 - Destination - X \rightarrow Destination$

Assembler

Syntax : NEGX <ea>

٠

Attributes : Size = (Byte, Word, Long word)

Description : The operand addressed as the destination and the extend bit are subtracted from zero. The result is stored in the destination location. The size of the operation may be specified to be byte, word, or long word.

Condition Codes

х Ν Ζ * *

N : Set if the result is negative. Cleared otherwise.

Z : Cleared if the result is non-zero. Unchanged otherwise.

V : Set if overflow is generated. Cleared otherwise.

C : Set if a borrow is generated. Cleared otherwise.

X: Set the same as the carry bit.

Note :

Normally the Z condition code bit is set via programming before the start of an operation. This allows successful tests for zero results upon completion of multiple-precision operations.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	0	0	0	Si	ze	1	Effe Mod	ctive e	Add R	ress egist	ter

NEGX

 $Instruction \ Fields \qquad : \ \ Size \ field - \ Specifies \ the \ size \ of \ the \ operation:$

00 - byte operation.

01 - word operation.

10 - long operation.

Effective Address field - Specifies the destination operand. Only data alterable addressing modes are allowed as shown:

Addr. Mode	Mode	Register	Addr. Mode	Mode	Register
Dn	000	reg. number:Dn	d8 (An, Xn)	110	reg. number:An
An	-	-	Ads.W	111	000
(An)	010	reg. number:An	Ads.L	111	001
(An) +	011	reg. number:An	d16 (PC)		-
– (An)	100	reg. number:An	d8 (PC, Xn)	-	-
d16 (An)	101	reg. number:An	# <data></data>	-	-

NOP		No Operation	NOP
Operation	:	None	
Assebler			
Syntax	:	NOP	
Attributes	:	Unsized	
Description	:	No operation occurs. The processor state, other than the program is unaffected. Execution continues with the instruction following instruction. The NOP instruction does not complete execution pending bus cycles are completed. This allows synchronization pipeline to be accomplished, and prevents instruction overlap.	the NOP until all
Condition Code	es	: Not affected.	
Instruction Fo	rma	at:	

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	1	1	0	0	1	1	1	0	0	0	1

NOT		Logical Complement NOT	I
Operation	:	$\sim \text{Destination} \rightarrow \text{Destination}$	
Assembler Syntax	:	NOT <ea></ea>	
Attributes	:	Size = (Byte, Word, Long word)	
Description	:	The ones complements of the destination operand is taken and the result is stored in the destination location. The size of the operation may be specified to be byte, word, or long word.	
Condition Code	5	:	

X	N	Ζ	V	С	_
- `	*	*	0	0	

- $N \ : \ Set \ if \ the \ result \ is \ negative. Cleared \ otherwise.$
- Z : Set if the result is zero. Cleared otherwise.
- V : Always cleared.
- C : Always cleared.
- X : Not affected.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	1	1	0	Siz	ze		Effe Mod	ctive e	Add R	ress egist	

NOT

NOT

Instruction Fields

: Size field - Specifies the size of the operation.

00 - byte operation.

01 - word operation.

10 - long word operation.

Effective Address field - Specifies the destination operand. Only data alterable addressing modes are allowed as shown:

Addr. Mode	Mode	Register	Addr. Mode	Mode	Register
Dn	000	reg. number:Dn	d8 (An, Xn)	110	reg. number:An
An	-	-	Ads.W	111	000
(An)	010	reg. number:An	Ads.L	111	001
(An) +	011	reg. number:An	d16 (PC)	-	_
– (An)	100	reg. number:An	d8 (PC, Xn)	-	_
d16 (An)	101	reg. number:An	# <data></data>	-	-

OR		Inclusive OR Logical	OR
Operation	:	Source V Destination \rightarrow Destination	
Assembler Syntax	:	OR <ea>, Dn OR Dn, <ea></ea></ea>	
Attributes	:	Size = (Byte, Word, Long word)	
Description	:	Inclusive OR the source operand to the destination operand and store	the

Description : Inclusive OR the source operand to the destination operand and store the result in the destination location. The size of the operation may be specified to be byte, word, or long word. The contents of an adress register may not be used as an operand.

Condition Codes :

С х Ν Z V 0 0 * *

N : Set if the most significant bit of the result is set. Cleared otherwise.

Z : Set if the result is zero. Cleared otherwise.

- V : Always cleared.
- C : Always cleared.
- X : Not affected.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	0	0	R	egist	er	Op	o-Mc	de		Effe Mod			ress egist	

OR

Instruction Fields : Register field - Specifies any of the eight data registers. Op-Mode field -

Byte	Word	Long word	Operation
000	001	010	$(< ea >) \lor (< Dn >) \rightarrow < Dn >$
100	101	110	$()V()\rightarrow$

Effective Address field -

If the location specified is a source operand then only data addressing modes are allowed as shown:

Addr. Mode	Mode	ode Register		Addr. Mode	Mode	Register
Dn	000	reg. number:Dn		d8 (An, Xn)	110	reg. number:An
An	-			Ads.W	111	000
(An)	010	reg. number:An		Ads.L	111	001
(An) +	011	reg. number:An		d16 (PC)	111	010
– (An)	100	reg. number:An		d8 (PC, Xn)	111	011
d16 (An)	101	reg. number:An		# <data></data>	111	100

If the location specified is a destination operand then only memory alterable addressing modes are allowed as shown:

Addr. Mode	Mode	Register	Addr. Mode	Mode	Register
Dn	-	-	d8 (An, Xn)	110	reg. number:An
An	-	-	Ads.W	111	000
(An)	010	reg. number:An	Ads.L	111	001
(An) +	011	reg. number:An	d16 (PC)	-	-
– (An)	100	reg. number:An	d8 (PC, Xn)	-	-
d16 (An)	101	reg. number:An	# <data></data>	-	—

- Notes: 1. If the destination is a data register, then it cannot be specified by using the destination <ea> mode, but must use the destination Dn mode instead.
 - 2. ORI is used when the source is immediate data. Most assemblers automatically make this distinction.

ORI

Inclusive OR Immediate

ORI

Operation	:	Immediate Data V Destination \rightarrow Destination								
Assembler Syntax	:	ORI # <data>, <ea></ea></data>								
Attributes	:	Size = (Byte, Word, Long word)								
Description	:	Inclusive OR the immediate data to the destination operand and store the result in the destination location. The size of the operation may be specified tobe byte, word, or long word. The size of the immediate data matches the operation size.								
Condition Codes										

Condition Codes

Х	Ν	Ζ	v	С
-	*	*	0	0

- $N \ : \ Set \ if \ the \ most \ significant \ bit \ of \ the \ result \ is \ set. \ Cleared \ otherwise.$
- Z : Set if the result is zero. Cleared otherwise.
- V : Always cleared.
- C : Always cleared.
- X : Not affected.

15	14	13	12	11	10	9	8	7	6	5	4	З	2	1	0	
0	0	0	0	0	0	0	0	Si	ze	1	Effective Address Mode Register					
	Word Data								Byte Data							
Long word Data																

ORI

ORI

Instruction Fields : Size field - Specifies the size of the operation.

- 00 byte operation.
- 01 word operation.
- 10 long operation.

Effective Address field – Specifies the destination operand. Only data alterable addressing modes are allowed as shown:

Addr. Mode	Mode	Register	Addr. Mode	Mode	Register
Dn	000	reg. number:Dn	d8 (An, Xr	n) 110	reg. number:An
An	-	-	Ads.W	111	000
(An)	010	reg. number:An	Ads.L	111	001
(An) +	011	reg. number:An	d16 (PC)	-	_
– (An)	100	reg. number:An	d8 (PC, Xn	i) —	
d16 (An)	101	reg. number:An	# <data></data>	-	-

Immediate field – (Data immediately following the instruction):

- If size = 00, then the data is the low order byte of the immediate word.
- If size = 01, then the data is the entire immediate word.
- If size = 10, then the data is the next two immediate words.

ORI to CCR Inclusive OR Immediate to Condition Codes ORI to CCR

Operation	:	Source V CCR \rightarrow CCR
Assembler Syntax	:	ORI # <data>, CCR</data>
Attributes	:	Size = (Byte)
Description	:	Inclusive OR the immediate operand with the condition codes and store the result in the low-order byte of the status register.
Condition Codes	s	:

N Z С * * * *

- $N \ : \ Set \ if \ bit \ 3 \ of \ immediate \ operand \ is \ one. \ Unchanged \ otherwise.$
- Z : Set if bit 2 of immediate operand is one. Unchanged otherwise.
- $V \ : \ Set \ if \ bit \ 1 \ of \ immediate \ operand \ is \ one. \ Unchanged \ otherwise.$
- $C \ : \ Set \ if \ bit \ 0 \ of \ immediate \ operand \ is \ one. \ Unchanged \ otherwise.$

X : Set if bit 4 of immediate operand is one. Unchanged otherwise.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	0
ſ	0	0	0	0	0	0	0	0	Byte Data (8 Bits)							

ORI to SR

ORI to SR

Inclusive OR Immediate to the Status Register (Privileged Instruction)

Operation	:	If supervisor state then Source \lor SR \rightarrow SR else TRAP;
Assembler Syntax	:	ORI # <data>, SR</data>
Attributes	:	Size = (Word)
Description	:	Inclusive OR the immed register and store the resu

n : Inclusive OR the immediate operand with the contents of the status register and store the result in the status register. All bits of the status register are affected.

Condition Codes :

Х	Ν	Ζ	V	С
*	*	*	*	*

N : Set if bit 3 of immediate operand is one. Unchanged otherwise.

Z : Set if bit 2 of immediate operand is one. Unchanged otherwise.

 $V \ : \ Set \ if \ bit \ 1 \ of \ immediate \ operand \ is \ one. \ Unchanged \ otherwise.$

C : Set if bit 0 of immediate operand is one. Unchanged otherwise.

X : Set if bit 4 of immediate operand is one. Unchanged otherwise.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	1	1	1	1	1	0	0
	Word Data (16 Bits)														

PEA

Push Effective Address

Operation	:	$SP - 4 \rightarrow SP; EA \rightarrow (SP)$
Assembler Syntax		PEA <ea></ea>
Attributes		Size = (Long word)
Description	:	The effective address is computed and pushed onto the stack. A long word address is pushed onto the stack.
Condition Code	s	: Not affected.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	0	0	0	0	1			ctive e	Add Re	ress egist	

Instruction Fields : Effective Address field - Specifies the address to be pushed on to the stack. Only control addressing modes are allowed as shown:

Addr. Mode	Mode	Register	Addr. Mode	Mode	Register
Dn	-	-	d8 (An, Xn)	110	reg. number:An
An	-	_	Ads.W	111	000
(An)	010	reg. number:An	Ads.L	111	001
(An) +	-	-	d16 (PC)	111	010
– (An)	-	-	d8 (PC, Xn)	111	011
d16 (An)	101	reg. number:An	# <data></data>	-	-


RESET	Reset External Devices (Privileged Instruction)	RESET
Operation	: If supervisor state then Assert <u>RESET</u> Line else TRAP;	

Assembler Syntax	:	RESET
Attributes	:	Unsized
Description	:	The reset line is asserted for 124 clocks, causing all external devices to be reset. The processor state, other than the program counter, is unaffected and execution continues with the next instruction.

Condition Codes : Not affected.

15															0
0	1	0	0	1	1	1	0	0	1	1	1	0	0	0	0

ROL ROR	,	ROL ROR
Operation	: Destination Rotated by $< \text{count} > \rightarrow \text{Destination}$	
Assembler Syntax	: ROd Dx, Dy ROd # <data>, Dy ROd <ea> where d is direction, L or R</ea></data>	
Attributes	: Size = (Byte, Word, Long word)	
Description	: Rotate the bits of the operand in the direction (L or R) specified extend bit is not included in the rotation. The rotate count for the ro of a register may be specified in two different ways:	
	1. Immediate – the rotate count is specified in the instruction (range, $1 \sim 8$).	rotate
	2. Register – the rotate count is contained in a data register speci the instriuction.	fied in
	The size of the operation may be specified to be byte, word, or long The content of memory may be rotated by one bit only and the operat is restricted to a word. For ROL, the operand is rotated left; the number of positions rotated rotate count. Bits rotated out of the high order bit go to both the ca and back into the low order bit. The extend bit is not modified or use	nd size l is the rry bit
ROL	:	
	C C Operand	
	For ROR, the operand is rotated right; the number of positions rot the rotate count. Bits shifted out of the low order bit go to both the bit and back into the high order bit. The extend bit is not modified or	e carry
ROR	:	



ROL

ROR

ROL ROR

TLCS-68000

Condition Codes

х N Ζ v С * 0 *

 $N \ : \ Set \ if \ the \ most \ significant \ bit \ of \ the \ result \ is \ set. \ Cleared \ otherwise.$

 $Z_{}$: Set if the result is zero. Cleared otherwise.

V : Always cleared.

- C : Set according to the last bit rotated out of the operand. Cleared for a rotate count of zero.
- X : Not affected.

Instruction Format (Register Rotate) :

•

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	0	R Re	otat	e/ er	dr	Si	ze	i/r	1	1	R	egist	er

Instruction Fields (Register Rotate) :

Rotate/Register field -

If i/r = 0, the rotate count is specified in this field. The values 0, $1 \sim 7$ represent a range of 8, 1 to 7 respectively.

If i/r = 1, the rotate count (modulo 64) is contained in the data register specified in this field.

dr field - Specifies the direction of the rotate:

0 – rotate right

1 – rotate left

Size field - Specifies the size of the operation:

- 00 byte operation
- 01 word operation
- 10 long operation

i/r field —

If i/r = 0, Specifies immediate rotate count.

If i/r = 1, Specifies register rotate count.

Register field - Specifies a data register whose content is to be rotated.

ROL

ROR

ROL ROR

Instruction Format (Memory Rotate) :

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	0	0	1	1	dr	1	1		Effe Mod		Adc R	ress egist	er

Instruction Fields (Memory Rotate) :

dr field - Specifies the direction of the rotate:

0 – rotate right

1 - rotate left

Effective Address field - Specifies the operand to be rotated.

Only memory alterable addressing modes are allowed as shown:

Addr. Mode	Mode	Register	Addr. Mode	Mode	Register
Dn	-	-	d8 (An, Xn)	110	reg. number:An
An	-	-	Ads.W	111	000
(An)	010	reg. number:An	Ads.L	111	001
(An) +	011	reg. number:An	d16 (PC)	-	. –
– (An)	100	reg. number:An	d8 (PC, Xn)	-	-
d16 (An)	101	reg. number:An	# <data></data>	-	_

ROXL ROXR	Rotate with Extend ROXL ROXR
Operation Assembler Syntax	 : Destination Rotated with X by <count> → Destination</count> : ROXd Dx, Dy ROXd #<data>, Dy ROXd <ea> where d is direction, L or R</ea></data>
Attributes	: Size = (Byte, Word, Long word)
Description	 Rotate the bits of the destination operand in the direction specified. The extend bit (X) is included in the rotation. The rotate count for the rotation of a register may be specified in two different ways: Immediate - the rotate count is specified in the instruction (rotate range, 1~8). Register - the rotate count (modulo 64) is contained in a data register specified in the instruction. The size of the operation may be specified to be byte, word, or long word. The content of memory may be rotated one bit only and the operand size is restricted to a word. For ROXL, the operand is rotated left; the number of positions rotated is the rotate count. Bits rotated out of the high order bit go to both the carry and extend bits; the previous value of the extend bit is rotated into the low order bit.
ROXL	C Operand
	For ROXR, the operand is rotated right; the number of positions shifted is the rotate count. Bits rotated out of the low order bit go to both the carry


For ROXR, the operand is rotated right; the number of positions shifted is the rotate count. Bits rotated out of the low order bit go to both the carry and extend bits; the previous value of the extend bit is rotated into the high order bit.

ROXL

ROXR


ROXL ROXR

ROXR



Condition Codes

:



- $N \ : \ Set \ if \ the \ most \ significant \ bit \ of \ the \ result \ is \ set. \ Cleared \ otherwise.$
- Z : Set if the result is zero. Cleared otherwise.
- V : Always cleared.
- C : Set according to the last bit rotated out of the operand. Set to the value of the extend bit for a rotate count of zero.
- X : Set according to the last bit rotated out of the operand. Unaffected for a rotate count of zero.

Instruction Format (Register Rotate) :

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	0	R Re	otat	e/ er	dr	Si	ze	i/r	1	0	Re	egist	er

Instruction Fields (Register Rotate) :

Rotate/Register field -

If i/r = 0, the rotate count is specified in this field. The values 0, $1 \sim 7$ represent a range of 8, 1 to 7 respectively.

If i/r = 1, the rotate count (modulo 64) is contained in the data register specified in this field.

dr field – Specifies the direction of the rotate:

- 0 rotate right
- 1 rotate left

ROXL	ROXL
ROXR	ROXR

Size field – Specifies the size of the operation:

00 - byte operation.

01 - word operation.

10 - long word operation.

i/r field —

If i/r = 0, specifies immediate rotate count.

If i/r = 1, specifies register rotate count.

Register field - Specifies a data register whose content is to be rotated.

Instruction Format (Memory Rotate) :

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	0	0	1	0	dr	1	1		Effe Mod	ctive e	Add R	ress egist	er

Instruction Fields (Memory Rotate) :

dr field - Specifies the direction of the rotate:

0 - rotate right

1 - rotate left

Effective Address field – Specifies the operand to be rotated. Only memory alterable addressing modes are allowed as shown:

Addr. Mode	Mode	Register	Addr. Mode	Mode	Register
Dn	-	—	d8 (An, Xn)	110	reg. number:An
An	-	_	Ads.W	111	000
(An)	010	reg. number:An	Ads.L	111	001
(An) +	011	reg. number:An	d16 (PC)	-	_
– (An)	100	reg. number:An	d8 (PC, Xn)	. –	-
d16 (An)	101	reg. number:An	# <data></data>	-	—

RTD	Return and Deallocate Parameters RTD					
Operation	: (SP) \rightarrow PC; SP + 4 + d16 \rightarrow SP					
Assembler						
Syntax	: RTD # <displacement></displacement>					
Attributes	: Unsized					
Description	The program counter is pulled from the stack. The previous program counter value is lost. After the program counter is read from the stack, the displacement value (16 bits) is sign-extended to 32 bits and added to the stack pointer.					
Condition Code	s: Not affected.					
Instruction Format:						
	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 1 0 0 1 1 1 0 0 1 1 0 0 Displacement					

Instruction Fields : Displacement field -

Specifies the twos complement integer which is to be sign-extended and added to the stack pointer.

RTE	Return from ExceptionRT(Privileged Instruction)	E				
Operation	: If supervisor stat then ((SP) \rightarrow SR; SP + 2 \rightarrow SP; (SP) \rightarrow PC; SP + 4 \rightarrow SP;) else TRAP;					
Assembler						
Syntax	: RTE					
Attributes	: Unsized					
Description	: The status register and program counter are pulled from the system state. The previous status register and program counter are lost. All bits in the status register are affected.					
Condition Code	es : Set according to the content of the word on the stack.					
Instruction Format:						
	<u>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</u>					
	0 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 1 0 0 1 1					

	Т	0	S	Η	I	В	Α
--	---	---	---	---	---	---	---

RTE	Return from Exception (Privileged Instruction) RTE
Operation	: If supervisor stat then $((SP) \rightarrow SR; SP + 2 \rightarrow SP; (SP) \rightarrow PC; SP + 4 \rightarrow SP;$ restore state and deallocate stack according to (SP)) else TRAP;
Assembler	
Syntax	: RTE
Attributes	: Unsized
Description	: The processor state information in the exception stack frame on top of the stack is loaded into the processor. The stack format field in the format/offset word is examined to determine how much information must be restored.
Condition C	codes : Set according to the content of the word on the stack.
Instruction	Format:
	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 1 0 0 1
Format/Off	set Word (in stack frame) :
	15 12 11 10 9 0
	Format 0 0 Vector Offset
Instruction	 Fields : Format field - This 4-bit field defines the amount of information to be restored. 0000 - Short Format, only four words are to be removed from the top of the stack. The status register and program counter are loaded from the stack frame. 1000 - TMP68010 Long Format, 29 words are removed from the top of the stack. Any others - the processor takes a format error exception.

0 1

RTR	Return and Restore Condition Codes RTR	,			
Operation	: $(SP) \rightarrow CCR; SP + 2 \rightarrow SP;$ $(SP) \rightarrow PC; SP + 4 \rightarrow SP$				
Assembler					
Syntax	: RTR				
Attributes	: Unsized				
Description	: The condition codes and program counter are pulled from the stack. The previous condition codes and program counter are lost. The supervisor portion of the status register is unaffected.				
Condition Codes : Set according to the content of the word on the stack.					
Instruction Format:					
	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0				

1 0 1 1 1

0 0 1 1 1 0 0 1 1

RTS	Return from Subroutine	RTS
Operation :	$(SP) \rightarrow PC; SP + 4 \rightarrow SP$	
Assembler Syntax :	RTS	
Attributes :	Unsized	
Description :	The program counter is pulled from the stack. The previous p counter is lost.	rogram
Condition Codes	: Not affected.	

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	1	1	0	0	1	1	1	0	1	0	1

SBCD	Subtract Decimal with Extend SBCD						
Operation	: $Destination_{10} - Source_{10} - X \rightarrow Destination$						
Assembler Syntax	: SBCD Dx, Dy SBCD $-(Ax), -(Ay)$						
Attributes	: Size = $(Byte)$						
Description	 Subtract the source operand from the distination operand with the extend bit and store the result in the destination location. The subtraction is performed using decimal arithmetic. The operands may be addressed in two different ways: 1. Data register to data register: The operands are contained in the data registers specified in the instruction. 2. Memory to memory: The operands are addressed with the predecrement addressing mode using the address registers specified in the instruction. This operation is a byte operation only. 						
Condition Code	25 :						
	X N Z V C * U * U *						
	N : Undefined.						
	Z : Cleared if the result is non-zero. Unchanged otherwise.						
	V : Undefined.						
	C : Set if a borrow (decimal) is generated. Cleared otherwose.						
	X Set the same as the carry bit.						

Note:

Normally the Z condition code bit is set via programming before the start of an operation. This allows successful tests for zero results upon completion of multiple-precision operation.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	0	0	R	egist Dy/Ay	er /	1	0	0	0	0	R/M	Re	egist Dx/A	ter x

SBCD

SBCD

Instruction Fields : Register Dy/Ay field – Specifies the destination register.

If R/M = 0, specifies a data register.

If R/M = 1, specifies an address register for the predecrement addressing mode.

R/M filed - Specifies the operand addressing mode:

0 - The operation is data register to data register

1 -The operation is memory to memory

Register Dx/Ax field – Specifies the source register.

If R/M = 0, specifies a data register.

If R/M = 1, specifies an address register for the predecrement addressing mode.

Scc		Set According to Condition	Scc
Operation	:	If Condition True then $1s \rightarrow Destination$ else $0s \rightarrow Destination$	
Assembler			
Syntax	:	Scc <ea></ea>	
Attributes	:	Size = (Byte)	
Description	:	The specified condition code is tested; if the condition is true, the specified by the effective address is set to TRUE (all ones), otherwise byte is set to FALSE (all zeroes). "cc" may specify the following conditioned is the following conditioned	e that

сс	carry clear	0100	c							
cs	carry set	0101	с							
EQ	equal	0111	Z							
F	never true	0001	0							
GE greater or equal 1100 $N \cdot V + \overline{N} \cdot \overline{V}$										
GT	greater than	1110	$N \cdot V \cdot \overline{Z} + \overline{N} \cdot \overline{V} \cdot \overline{Z}$							
ні	high	0010	<u></u> c. <u></u> z							
LE	less or equal	1111	$Z + N \cdot \overline{V} + \overline{N} \cdot V$							
LS	low or same	0011	C + Z							
LT	less than	1101	$N \cdot \overline{V} + \overline{N} \cdot V$							
МΙ	minus	1011	N							
NE	not equal	0110	Z							
ΡI	plus	1010	N							
Т	always true	0000	1							
vc	overflow clear	1000	$\overline{\mathbf{v}}$							
VS overflow set 1001 V										

Condition Codes : Not affected.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	1	(Cond	itior	٦	1	1		Effe Mo			lress egiste	

Scc

 \mathbf{Scc}

Instruction Fields : Condition field — One of sixteen conditions discussed in description. Effective Address field — Specifies the location in which the true/false byte is to be stored. Only data alterable addressing modes are allowed as shown:

Addr. Mode	Mode	Register	Addr. Mode	Mode	Register
Dn	000	reg. number:Dn	d8 (An, Xn)	110	reg. number:An
An	-	-	Ads.W	111	000
(An)	010	reg. number:An	Ads.L	111	001
(An) +	011	reg. number:An	d16 (PC)	-	-
~ (An)	100	reg. number:An	d8 (PC, Xn)	-	_
d16 (An)	101	reg. number:An	# <data></data>	-	-

Note: 1. An arithmetic one and zero result may be generated by following the Scc instruction with a NEG instruction.

STOP

Load Status Register and Stop (Privileged Instruction)

STOP

Operation	: If supervisor state then (Immediate Data \rightarrow SR; STOP) else TRAP;
Assembler	
Syntax	: STOP # <data></data>
Attributes	: Unsized
Description	: The immediate operand is moved into the entire status register; the program counter is advanced to point to the next instruction and the processor stops fetching and executing instructions. Execution of instructions resumes when a trace, interrupt, or reset exception occurs. A trace exception will occur if the trace state is on when the STOP instruction begins execution. If an interrupt request is asserted with a priority higher than the priority level set by the immediate data, an interrupt exception occurs, otherwise, the interrupt request has no effect. If the bit of the immediate data corresponding to the S-bit is off, execution of the instruction will cause a privilege violation. External reset will always initiate reset exception processing.

Condition Codes : Set according to the immediate operand.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	1	1	0	0	1	1	1	0	0	1	0
Immidiate Data															

Instruction Fields : Immediate field - Specifies the data to be loaded into the status register.

SUB

Subtract Binary

SUB

Operation	:	Destination – Source \rightarrow Destination
Assembler Syntax	:	SUB <ea>, Dn SUB Dn, <ea></ea></ea>
Attributes	:	Size = (Byte, Word, Long word)
Description	:	Subtract the source operand from the destination operand and store the result in the destination. The size of the operation may be specified to be byte, word, or long. The mode of the instruction indicates which operand is the source and which is the destination as well as the operand size.
Condition Code	s	

untion Codes .

		•	<u> </u>	
* *	*	*	*	

- $N \ : \ Set \ if \ the \ result is negative. Cleared otherwise.$
- $Z_{}$: Set if the result is zero. Cleared otherwise.
- $V \ : \ Set \ if \ an \ overflow \ is \ generated. \ Cleared \ otherwise.$
- $C \quad : \ Set \ if a \ borrow \ is generated. Cleared otherwise.$
- $X \ : \ Set the same as the carry bit.$

The condition codes are not affected if a subtraction from an address register is made.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	0	1	Re	egiste	er	Op	-Mo	de		Effe Mod		Add Re	ress giste	

Instruction Fields :

Register field - Specifies any of the eight data registers.

Op-Mode field -

Byte	Word	Long word	Opration
000	001	010	$<$ Dn $> - <$ ea $> \rightarrow <$ Dn $>$
100	101	110	$< ea > - < Dn > \rightarrow < ea >$

Effective Address field - Determines addressing mode:

If the location specified is a source operand, then all addressing modes are allowed as shown:

SUB

SUB

Addr. Mode	Mode	Register	Addr. Mode	Mode	Register
Dn	000	reg. Number:Dn	d8 (An, Xn)	110	reg. Number:An
An*	001	reg. Number:An	Abs. W	. 111	000
(An)	010	reg. Number:An	Abs. L	111	001
(An) +	011	reg. Number:An	d16 (PC)	111	010
– (An)	100	reg. Number:An	d8 (PC, Xn)	111	011
d16 (An)	101	reg. Number:An	# <data></data>	111	100

* : For byte size operaiton, address register direct is not allowed.

If the location specified is a destination operand, then only alterable memory addressing modes are allowed as shown:

Addr. Mode	Mode	Register -		Register -		Register		Register		Register		Addr. Mode	Mode	Register
Dn						d8 (An, Xn)	110	reg. Number:An						
An	-	-		Abs. W	111	000								
(An)	010	reg. Number:An		Abs. L	111	001								
(An) +	011	reg. Number:An		d16 (PC)	-	-								
– (An)	100	reg. Number:An		d8 (PC, Xn)	-	-								
d16 (An)	101	reg. Number:An		# <data></data>	-	-								

Notes: 1. If the destination is a data register, then it cannot be specified by using the destination <ea> mode, but must use the destination Dn mode instead.

2. SUBA is used when the destination is an address register. SUBI and SUBQ are used when the source is immediate data. Most assemblers automatically make this distinction.

SUBA

Subtract Address

SUBA

Operation	:	Destination – Source \rightarrow Destination								
Assembler										
Syntax	:	SUBA <ea>, An</ea>								
Attributes	:	e = (Word, Long word)								
Description	:	Subtract the source operand from the destination address register and store the result in the address register. The size of the operation may be specified to be word or long word. Word size source operands are sign extended to 32 bit quantities before the operation is done.								
Condition Codes	5	: Not affected.								
Instruction Format:										
	-	<u>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</u>								
		1 0 0 1 Register Op-Mode Effective Address Mode Register								

Instruction Fields :

Register field - Specifies any of the eight address registers. This is always the destination.

Op-Mode field - Specifies the size of the operation:

- 011 Word operation. The source operand is sign-extended to a long word operand and the operation is performed on the address register using all 32 bits.
- 111 Long word operations.

Effective Address field - Specifies the source operand. All addressing modes are allowed as shown:

Addr. Mode	Mode	Register reg. Number:Dn reg. Number:An		Register		e Register		Register		Addr. Mode	Mode	Register	
Dn	000			d8 (An, Xn)	110	reg. Number:An							
An	001			Abs. W	111	000							
(An)	010	reg. Number:An		Abs. L	111	001							
(An) +	011	reg. Number:An		d16 (PC)	111	010							
– (An)	100	reg. Number:An		d8 (PC, Xn)	111	011							
d16 (An)	101	reg. Number:An		# <data></data>	111	100							

SUBI	Subtract Immediate SUBI
Operation	: Destination – Immediate Data \rightarrow Destination
Assembler Syntax	: SUBI # <data>, <ea></ea></data>
Attributes	: Size = (Byte, Word, Long word)
Description	: Subtract the immediate data from destination operand and store the result in the destination location. The size of the operation may be specified to be byte, word, or long word. The size of the immediate data matches the operation size.
Condition Code	s : X N Z V C * * * * *
•.	 N : Set if the result is negative. Cleared otherwise. Z : Set if the result is zero. Cleared otherwise. V : Set if an overflow is generated. Cleared otherwise. C : Set if a borrow is generated. Cleared otherwise. X : Set the same as the carry bit.
Instruction For	mat:
	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 0 0 0 1 0 0 Size Effective Address Mode Register

Instruction Fields		
Instruction Highe	•	

Size field - Specifies the size of the operation.

00 - byte operation.

01 - word operation.

10 - long word operation.

Word Data

Effective Address field - Specifies the destination operand. Only data alterable addressing modes are allowed as shown:

Long Data

Byte Data

SUBI

Addr. Mode	Mode	Register		
Dn	000	reg. Number:Dn		
An	-	-		
(An)	010	reg. Number:An		
(An) +	011	reg. Number:An		
– (An)	100	reg. Number:An		
d16 (An)	101	reg. Number:An		

Addr. Mode	Mode	Register
d8 (An, Xn)	110	reg. Number:An
Abs. W	111	000
Abs. L	111	001
d16 (PC)	-	-
d8 (PC, Xn)	-	-
# <data></data>	-	-

Immediate field - (Data immediately following the instruction)

If size = 00, then the data is the low order byte of the immediate word.

If size = 01, then the data is the entire immediate word.

If size = 10, then the data is the next two immediate words.

SUBQ	Subtract Quick SUBQ
Operation	: Destination – Immediate Data \rightarrow Destination
Assembler	
Syntax	: SUBQ # <data>, <ea></ea></data>
Attributes	: Size = (Byte, Word, Long word)
Description	: Subtract the immediate data from the destination operand. The data range is from 1~8. The size of the operation may be specified to be byte, word, or long word. Word and long word operations are also allowed on the address registers and the condition codes are not affected. When subtracting from address registers, the entire destination address register is used, regardless of the operation size.
Condition Cod	es :
	X N Z V C * * * * * *
	N : Set if the result is negative. Cleared otherwise.
	Z : Set if the result is zero. Cleared otherwise.
	V : Set if an overflow is generated. Cleared otherwise.
	C : Set if a borrow is generated. Cleared otherwise.X : Set the same as the carry bit.
	The condition codes are not affected if a subtraction from an address register is made.
T 4 41 D	
Instruction Fo	
	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 1 0 1 Data 1 Size Effective Address Mode Register
Instruction Fi	elds :
	Data field – Three bits of immediate data, $0, 1 \sim 7$ representing a range of 8,
	1 to 7 respectively.
	Size field - Specifies the size of the operation.
	00 - byte operation.
	01 - word operation.
	10 - long word operation.

Effective Address field - Specifies the destination location. Only data alterable addressing modes are allowed as shown:

SUBQ

SUBQ

Addr. Mode	Mode	Register		Addr. Mode	Mode	Register
Dn	000	reg. Number:Dn		d8 (An, Xn)	110	reg. Number:An
An*	001	reg. Number:An		Abs. W	111	000
(An)	010	reg. Number:An		Abs. L	111	001
(An) +	011	reg. Number:An] [d16 (PC)	-	-
– (An)	100	reg. Number:An		d8 (PC, Xn)	-	-
d16 (An)	101	reg. Number:An	11	# <data></data>	-	-

* : Word and long only.

SUBX	Subtract with Extend SUBX	r L
Operation Assembler	: Destination – Source – $X \rightarrow Destination$	
Syntax	: SUBX Dx, Dy SUBX $-(Ax), -(Ay)$	
Attributes	: Size = (Byte, Word, Long word)	
Description	: Subtract the source operand from the destination operand along with th extend bit and store the result in the destination location. The operand may be addressed in two different ways:	
	1. Data register to data register: The operands are contained in dat registers specified in the instruction.	a
	 Memory to memory. The operands are contained in memory an addressed with the predecrement addressing mode using the address registers specified in the instruction. 	
	The size of the operand may be specified to be byte, word, or long word.	
Condition Code	: X N Z V C * * * * *	
	 N : Set if the result is negative. Cleared otherwise. Z : Set if the result is zero. Cleared otherwise. V : Set if an overflow is generated. Cleared otherwise. C : Set if a borrow is generated. Cleared otherwise. X : Set the same as the carry bit. 	
	Note:	
	Normally the Z condition code bit is set via programming before the star of an operation. This allows successful tests for zero results upon completio of multiple-precision operations.	
Instruction For	nat:	
	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	0	1	Re	egiste Xy	er	1	Si	ze	0	0	R/M	F	egi؛ X›	ster (

SUBX

SUBX

Instruction Fields :

Register Xy field – Specifies the destination register:

If R/M = 0, specifies a data register.

If R/M = 1, specifies an address register for the predecrement addressing mode.

Size field - Specifies the size of the operation:

00 - byte operation

01 - word operation

10 - long operation

R/M filed - Specifies the operand addressing mode:

0 - The operation is data register to data register

1 -The operation is memory to memory

Register Xx field – Specifies the source register:

If R/M = 0, specifies a data register.

If R/M = 1, specifies an address register for the predecrement addressing mode.

SWAP

SWAP	Swap Register Halves
Oeration	: Register [31:16] \leftrightarrow Register [15:0]
Assembler Syntax	: SWAP Dn
Attributes	: Size = (Word)
Descriotion	: Exchange the 16-bit halves of a data register.
Condition Code	s :
	X N Z V C - * * 0 0
	N : Set if the most significant bit of the 32-bit resultis set. Cleared otherwise.
	${\tt Z}$: Set if the 32-bit result is zero. Cleared otherwise.
	V : Always cleared.
	C : Always cleared.
	X : Not affected.

Instruction Format:

_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	_
	0	1	0	0	1	0	0	0	0	1	0	0	0	R	Register		

Instruction Fields :

Register field – Specifies the data register to swap.

TAS

Test and Set an Operand

TAS

Operation : Destination Tested \rightarrow Condition Codes; $1 \rightarrow$ bit 7 of Destination

Assembler

Syntax : TAS <ea>

Attributes : Size = (Byte)

Description : Test and set the byte operand addressed by the effective address field. The current value of the operand is tested and N and Z are set accordingly. The high order bit of the operand is set. The operation is indivisible (using a read-modify-write memory cycle) to allow synchronisation of several processors.

Condition Codes:

Х	Ν	Ζ	V	с
-	*	*	0	0

- $N \ : \ Set \ if \ the \ most \ significant \ bit \ of \ the \ operand \ was \ set. \ Cleared \ otherwise.$
- Z : Set if the operand was zero. Cleared otherwise.
- V : Always cleared.
- C : Always cleared.
- X : Not affected.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	0	1	0	1	1		Effe Mod	ctive de	Add Re	lress giste	er

Instruction Fields :

Effective Address field – Specifies the location of the tested operand. Only data alterable addressing modes are allowed as shown:

Addr. Mode	Mode	Register	Addr. Mode	Mode	Register
Dn	000	reg. Number:Dn	d8 (An, Xn)	110	reg. Number:An
An	-	-	Abs. W	111	000
(An)	010	reg. Number:An	Abs. L	111	001
(An) +	011	reg. Number:An-	d16 (PC)	-	-
– (An)	100	reg. Number:An	d8 (PC, Xn)	-	-
d16 (An)	101	reg. Number:An	# <data></data>	-	_

Note: Bus error retry is inhibited on the read portion of the TAS read-modify-write bus cycle to ensure system integrity. The bus error exception is always taken.

TRAP

Trap

TRAP

Operation		SSP	- 2 - - 4 →(SS	\rightarrow S	SP;	Р	C →	(SS	SP);	SS										
Assembler																				
Syntax	:	ΓRA	Р	#	<ve< td=""><td>ector</td><td>c></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></ve<>	ector	c>													
Attributes	:	Unsi	zed																	
Description		gene the l	proc rateo .ow (ors (0	l to orde	refe r fo	eren our	ce tl bits	he T of	'RA the	P ir	istru	ictio	on e	xcer	otior	ı ve	ctor	spe	cified	d by
Condition Codes		Ν	ot af	fecte	ed.															
Instruction Form	at																			
	_1	5 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	1			
	() 1	0	0	1	1	1	0	0	1	0	0		Veo	tor					

Instruction Fields : Vector field - Specifies which trap vector contains the new program counter to be loaded.

TRAPV

Trap on Overflow

TRAPV

Operation :	If V then TRAP
-------------	----------------

: TRAPV

Assembler

Syntax

Attributes : Unsized

Description : If the overflow condition is set, the processor initiates exception processing. The vector number is generated to reference the TRAPV exception vector. If the overflow condition is clear, no operation is performed and execution continues with the next instruction in sequence.

Condition Codes : Not affected.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	1	1	0	0	1	1	1	0	1	1	0

TOSHIBA

TST	TST Test an Operand TST												
Operation : Destin	nation Tested	→Condi	tion Cod	les									
Assembler Syntax : TST <ea></ea>													
Attributes : Size = (Byte, Word, Long word)													
Description : Compare the operand with zero. No results are saved; however, the condition codes are set according to results of the test. The size of the operation maybe specified to be byte, word, or long word.													
Condition Codes :													
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$													
N : Set if the operand is negative. Cleared otherwise.													
	t if the operan		Cleare	d otherwise.									
	ways cleared.												
	ways cleared. t affected.												
Instruction Format :	t anceteu.					• •							
	12 12 11 1		7 6	F 4 2 2	1 0								
15 14 0 1	13 12 11 1 0 0 1 0		7 6 Size	5 4 3 2 Effective Addr Mode Rec	ess lister								
Instruction Fields :													
Size field	d – Specifies	the gize o	ftho on	oration									
	byte operation		n me op										
	word operatio												
	long word ope												
Effective	e Address fie	ld – Sp	oecifies	the destination	operan	d. Only data							
alterable	e addressing r	nodes are	e allowe	d as shown:									
Addr. Mode	Mode Re	gister		Addr. Mode	Mode	Register							
Dn													
An	-	-		Abs. W	111	000							
(An) (An) +		umber:An umber:An		Abs. L d16 (PC)		001							
– (An)		umber:An		d8 (PC, Xn)		_							
d16 (An)		umber:An		# <data></data>	-								

UNLK

Unlink

UNLK

Operation	: An \rightarrow SP; (SP) \rightarrow An; SP + 2 \rightarrow SP
Assembler Syntax	: UNLK An
Attributes	: Unsized
Description	: The stack pointer is loaded from the specified address register. The address register is then loaded with the long word pulled from the top of the stack.
Condition Code	s : Not affected.
Instruction For	mat:
Instruction Fie	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 1 0 0 1 1 1 0 0 1 1 1 Register lds : Register field — Specifies the address register through which the unlinking is to be done.

APPENDIX C INSTRUCTION FORMAT SUMMARY

C.1 INSTRODUCTION

This appendix provides a summary of the primary words in each instruction of the instruction set. The complete instruction definition consists of the primary words followed by the addressing mode operands such as immediate data fields, displacements, and index operands. Table C.1 is an operand code (opcode) map which illustrates how bits $15 \sim 12$ are used to specify the operations.

	Operation
Bits 15 through 12	Operation
0000	Bit Manipulation / MOVEP / Immediate
0001	Move Byte
0010	Move Long word
0011	Move Word
0100	Miscellaneous
0101	ADDQ / SUBQ / Scc / DBcc
0110	Bcc / BSR
0111	MOVEQ
1000	OR / DIV / SBCD
1001	SUB / SUBX
1010	(Unassigned, Reserved)
1011	CMP / EOR
1100	AND / MUL / ABCD / EXG
1101	ADD / ADDX
1110	Shift / Rotate
1111 .	(Unassigned, Reserved)

Table C.1	Operation	Code Map
1 0010 011	operation	couc mup

Address Modes	Mode	Register
Data Register Direct	000	reg. no.
Address Register Direct	001	reg. no.
Address Register Indirect	010	reg. no.
Address Register Indirect with Postincrement	011	reg. no.
Address Register Indirect with Predecrement	100	reg. no.
Address Register Indirect with Displacement	101	reg. no.
Address Register Indirect with Index	110	reg. no.
Absolute Short	111	000
Absolute Long	111	001
Program Counter Indirect with Displacement	111	010
Program Counter Indirect with Index	111	011
Immediate	111	100

Table C.2. Effective Addressing Mode Categories

Table C.3. Conditional Tests

Mnemonic	Condition	Encoding	Test
т*	True	0000	1
F*	False	0001	0
[°] HI	High	0010	C.Z
LS	Low or Same	0011	C+Z
CC (HS)	Carry Clear	0100	Ē
CS (LO)	Carry Set	0101	C
NE	Not Equal	0110	Z
EQ	Equal	0111	Z
VC	Overflow Clear	1000	V
VS	Overflow Set	1001	V
PL	Plus	1010	N
MI	Minus	1011	N
GE	Greater or Equal	1100	$N \cdot V + \overline{N} \cdot \overline{V}$
LT	Less Than	1101	$N \cdot \overline{V} + \overline{N} \cdot V$
GT	Greater Than	1110	$N \cdot V \cdot \overline{Z} + \overline{N} \cdot \overline{V} \cdot \overline{Z}$
LE	Less or Equal	1111	$Z + N \cdot \overline{V} + \overline{N} \cdot V$

•= Boolean AND + = Boolean OR \overline{N} = Boolean NOT N

* : Not available for the Bcc instruction

STANDARD INSTRUCTIONS

ORI

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	Si	ze	Effective Address Mode Registe				er	
Size	fiel	d :	01 =	= wo		ord									

ORI to CCR

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	0

ORI to SR

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	1	1	1	1	1	0	0

Dynamic Bit

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0	0	0	0	Re	Data egist	er	1	Ту	pe	Effective Address Mode Register						
Тур	e fie	ld		00 = 01 = 10 = 11 =	CHG CLR											

MOVEP

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	Re	Data egist	er	OP	-Mo	de	0	0	1		ddre egist	
Op-	Мос	le fie	eld :	1(1	01 = [.] 10 = [.]	tran: tran:	sfer I sfer v	ong vord	from fror	n me n reg	mory giste	/ to r r to i	regist regist mem nemo	ter ory	

ANDI

_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	0	0	0	0	0	0	1	0	Si	ize Effectiv Mode				ve Address Register			
	Size	e fiel	d :	01 =	= byt = wo = lon		ord										

ANDI to CCR

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	1	0	0	0	1	1	1	1	0	0

ANDI to SR

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	1	0	0	1	1	1	1	1	0	0

SUBI

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	1	0	0	Si	ze		Effe Mod			ress giste	
Size	e fiel	d :	01 =	= wo		rd									

ADDI

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	1	1	0	Sia	ze		Effe Mod			lress giste	
Size	fiel	d :	01 =	= wo		ord									

Static Bit

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	1	0	0	0	Ту	pe		Effe Mod			lress egist	
Тур	e fie	ld	(00 = 01 = 10 = 11 =	CHG CLR										

EORI

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	1	0	1	0	Si	ze		Effe Mo			ress gist	
Size	fiel	d :	01=	= wo		ord									

EORI to CCR

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	1	0	1	0	0	0	1	1	1	1	0	0

EORI to SR

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	1	0	1	0	0	1	1	1	1	1	0	0

CMPI

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	1	1	0	0	Si	ze		Effe Mod			lress gist	
Size	e fiel	d :	01=	= wo		ord									

MOVES																
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	0	0	0	1	1	1	0	Si	ze		Effe Mod			lress egist	er
	Size	e fiel	d :	01 =	= byt = woi = lon	rd	ord									

MOVE (Byte)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	1				natio						irce		
				R	egist	er		Mod	e		Mod	de	Re	giste	r
NI				J	- I - I -										

Note register and mode locations

MOVEA (Long word)

15	14	13	12_	11	10	9	8_	7	6	5	4	3	2	1	0
0	0	1	0	A R	ddres egiste		0	0	1		Мос	Sou de	irce Re	giste	er

MOVE (Long word)

 15	14	13	12_	11	10	9	8	7	6	5	4	3	2	1	0
0	Ω	1	0		D	estir	natio	n				Sou	irce		
Ŭ			Ū.	R	egist	er		Mod	e		Mod	de	Re	gist	er

Note register and mode locations

MOVEA (Word)

15	14	13	12_	11	10	9	8	7	6	5	4	3	2	1	0
0	0	1	1		ddres egiste		0	0	1		Mod	Sou de	rce Re	giste	er

MOVE (Word)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	1	1	R	D eaist		natio I	n Mod	e		Node		irce Re	aiste	er
- NL	4			1	1.1									-	

Note register and mode locations

NEGX

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	0	0	0	Si	ze		Effe Aode		Ado Re		
Size	e fiel	d :	01 =	= wo		ord									

MOVE from SR

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	0	0	0	1	1	N	Effe /Iode	ctive	Add Re	lress giste	r

снк

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	Re	Data egiste		1	1	0	N	Effe Aode	ctive	Adc Re	lress giste	

LEA

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	Ó	0	A Re	ddre egiste		1	1	1	N	Effe /Iode	ctive e		lress giste	

CLR

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	0	1	0	Si	ze		Effe Mod			ress egist	
Size	fiel	d :	01 =	= byt = wo = lon		ord									

MOVE from CCR

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	0	1	0	1	1		Effe Mod	ctive e	Adc R	lress egist	er

NEG

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	1	0	0	Si	ze		Effe Mod			ress egist	
Size	e fiel	d :	01 =	= wo		ord						·			

. MOVE to CCR

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	1	0	0	1	1		Effe Mod	ctive e	Adc R	lress egist	er

NOT

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	1	1	0	Si	ze		Effe Mod		Add R		
Size	fiel	d :		= byt = wo											

10 = long word

MOVE to SR

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	1	1	0	1	1		Effe Mod	ctive e	Adc R	lress egist	

NBCD

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	0	0	0	0	0		Effe Mod	ctive e	Ado R	• •	ter

SWAP

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	0	0	0	0	1	0	0	0	Re	Data egist	er

вкрт

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	0	1	0	0	1	0	0.	0	0	1	0	0	1	В	КРТ	#

PEA

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	0	0	0	0	1		Effe Mod	ctive e		lress egist	

EXT

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	0	0	Ор	-Mo	de	0	0	0	Re	Data egist	er
Op-	Moc	le fie	eld :				end \ end l			rd					

MOVEM (Registers to EA)

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	0	0	1	0	0	0	1	Sz		Effe Mod			lress egis	
-	Sz f	ield	:	0 = 1 1 =		d trai wor			r							

TST

1	5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
C)	1	0	0	1	0	1	0	Si	ze		Effe Mod		Add R	lress egis	
Si	ze	field	d :		= wo		ord									

TAS

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	0	1	0	1	1		Effe Mod	ctive e		ress egist	

ILLEGAL

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	0	1	0	1	1	1	1	1	1	0	0

MOVEM (EA to Registers)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	1	0	0	1	Sz		Effe Mod			ress egist	
Sz f	ield	:	0 =	word	d trai	nsfer	-								

: 0 = word transfer 1 = long word transfer

TOSHIBA

TRAP

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	0	0	1	1	1	0	0	1	0	0		Vec	tor	
LINK																
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	0	0	1	1	1	0	0	1	0	1	0		ddre egist	
UNLK																
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	0	0	1	1	1	0	0	1	0	1	1		ddre egist	
MOVE to	USP								•							
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	0	0	1	1	1	0	0	1	1	0	0		ddre egist	
MOVE fro	om U	SP														
	_15	14	13	12	11	10	9	8	7	6	5	4	3	2		0
	0	1	0	0	1	1	1	0	0	1	1	0	1		ddre egist	
RESET																
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	0	0	1	1	1	0	0	1	1	1	0	0	0	0

NOP

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	0	0	1	1	1	0	0	1	1	1	0	0	0	1
STOP													•			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	0	0	1	1	1	0	0	1	1	1	0	0	1	0
RTE			1							.	1.					
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	0	0	1	1	1	0	0	1	1	1	0	0	1	1
RTD	15	14	13	12	11	10	9	8	7	6	E.	4	3	2	1	
		14	0	0	1	10	1	0	0	1	5	4	0	2	1	0
	0	L	0	0				0	0							-
RTS																
	_15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	0	0	1	1	1	0	0	1	1	1	0	1	0	1
TRAPV																
	15	14	T	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	0	0	1	1	1	0	0	1	1	1	0	1	1	0

RTR

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	1	1	0	0	1	1	1	0	1	1	1

MOVEC

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	1	1	0	0	1	1	1	1	0	1	dr
dr f	ield	:	0 =	cont	rol re	gist	er to	gen	eral	regi	ster				

1 = general register to control register

JSR

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	- 1	1	1	0	1	0		Effe Mod	ctive e	Adc R		er

JMP

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	1	1	0	1	1		Effe Mod		Adc R	lress egist	er

ADDQ

_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	0	1	0	1		Data		0	Si	ze		Effe Mod			ress egist	er	
		a fie fiel		(of 8,	1 to	ofi 7 re	mme spec	ediat tivel	e da y.	ta, (D, 1~	-7 re	pres	entir	ng a	range
						ord ong w	/ord	ļ									

Scc

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	1	0	Cond	itior	ı	1	1		Effe Mod	ctive e	Adc R	lress egist	er

Condition field :

0000 = always true	1000 = overflow clear
0001 = never true	1001 = overflow set
0010 = high	1010 = plus
0011 = low or same	1011 = minus
0100 = carry clear	1100 = greater or equal
0101 = carry set	1101 = less than
0110 = not equal	1110 = greater than
0111 = equal	1111 = less or equal

DBcc

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	1	(Cond	itior	ו	1	1	0	0	1	Re	Data egist	er

Condition field :

0000 = always true 0001 = never true 0010 = high 0011 = low or same 0100 = carry clear 0101 = carry set 0110 = not equal 0111 = equal 1000 = overflow clear 1001 = overflow set 1010 = plus 1011 = minus 1100 = greater or equal 1101 = less than 1110 = greater than 1111 = less or equal SUBQ

•

Bcc

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	1		Data	i	1	Si	ze		Effe Mod		Ado R	dess egist	ter
	a fie field		: (Thre of 8, 00 = 01 = 10 =	1 to byte word	7 re 1	spec			ta, (), 1~	-7rej	orese	entir	ıg a ı
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	1	0	(Cond	itior	ו		8	-Bit	Disp	lace	ment	t	
Con	nditio	00 00 01 01 01	10 = 11 = 00 = 01 = 10 =	high low carry carry not equa	or sa / clea / set equa	ar			100 1010 101 101 1100 1100 1110	1 = 0 0 = p 1 = n 0 = g 1 = le 0 = g	verfl lus reat reat reat reat	ow s er or nan er th	equ an		
15 0	14	13	12	<u>11</u> 0	10	9	8	7	6	5	4 Disp	3	2	1	0

BSR

BRA

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	1	0	0	0	0	1		8	8-Bit	Disp	lace	ment	:	

MOVEQ

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	_
0	1	1	1	Re	Data egiste	er	0				Da	ita				
Dat	a fie	ld	: 1	Data	is sic	jn ex	tend	ded t	oal	ong	wor	d op	eran	d an	d all	32 b

Data is sign extended to a long word operand and all 32 bits are transferred to the data register.

OR

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	0	0		Data egiste	er	Ор	-Mo	de		Effe Mod		Add Re	ress egist	er
Op-	Moc	le fie	e field:												
	byte		Wo	rd	Lor	ng w	/ord			0	pera	tion			
	000 001)			ea>	V		n>	\rightarrow		Dn>
	000 001 01 100 101 11)		<[⊃n>	V	<6	ea>	\rightarrow	<	ea>

DIVU

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	0	0	R	Data egiste		0	1	1		Effe Mod			lress egist	

SBCD

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	_
1	0	0	0		tinati gister		1	0	0	0	0	R / M	S Re	ouro giste	:e er*	ŀ
R/N	∕I fie	ld	: () = d	ata r	eqis	ter to	o dat	a red	giste	r					-

1 = memory to memory
 * If R/M = 0, specifies a data register
 If R/M = 1, specifies an address register for the predecrement addressing mode.

DIVS

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	0	0		Data egiste		1	1	1		Effe Mod			lress egist	

SUB

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	0	1		Data egiste	er	Op	-Mo	de		Effe Mod		Add R	ress egist	ter
Op-	Mod	le fie	eld :												
	Byte		Wo	rd	Lor	ng w	ord				atio				
	000		001		010	-	(<	Dn>	>)-(<	<ea:< td=""><td>>) →</td><td>• < D</td><td>n ></td><td></td></ea:<>	>) →	• < D	n >		
$\begin{array}{cccccccccccccccccccccccccccccccccccc$															

SUBA

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	0	1		ddre: egiste		Ор	-Mo	de		Effe Mod				er
Op-	Mod	0 1 Address Op-Mode Effective Address de field: Mode Register													
			Wo 000	rd	Lor 11		ord	(<	ea>)–(⊀	ratio < An :	n >)→	<ar< td=""><td>1></td><td></td></ar<>	1>	

SUBX

15	; 1.	4	13	12	11	10	9	8	7	6	5	4	3	2	1	0	_
1	C		0	1		stinati egiste		1	Siz	ze	0	0	R/M		ourc giste		
Siz	ze fi	elo	d	(01 = 1	byte worc long		ď									
R /	'M f	ie	ld	: (0 = d	ata r	egis [.]	ter to			giste	r					
*:				, spe	cifie	s a d s an	aťa r	egist	ter		or the	e pre	edecr	reme	ent a	ddre	essing mode.

CMP	
-----	--

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	1	1		Data giste	er	Ор	-Mo	de		Effe Mod			ress egist	
•	Moc Byte 000	le fie	eld: Wo 001	rd	Lo: 01(ng w)	vord	(<	Ope Dn>	eratio >)-(<	on <ea:< td=""><td>>)</td><td></td><td></td><td></td></ea:<>	>)			

СМРА

1	5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	0	1	1		ddre egiste		Op	-Mo	de		Effe Mod			ress egist	
C)b-	Moc	le fie	eld: Wo 011	rd	Loi 001		/ord	(<	Ope An>	erati	on <ea></ea>	>)			

EOR

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	1	1		Data egiste	er	Op	-Mo	de		Effe Mod			ress egist	
Op-	Moc	le fie	ld:												
	Byte		Wo	rd		ig w	ord			0	pera	tion			
	100		101		110)			(<e< td=""><td>a>)</td><td>⊕(<</td><td>:Dn:</td><td>>)></td><td><e< td=""><td>a></td></e<></td></e<>	a>)	⊕(<	:Dn:	>)>	<e< td=""><td>a></td></e<>	a>

CMPM

_15	5 1	4	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	(5	1	1		tinati egiste		1	Si	ze	0	0	1		ourc egist	
Siz	ze fi	elc	: k	01 =	= byt = woi = lon		rd									

TOSHIBA

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0		Data egiste	er	Ор	-Mo	de		Effe Mod			lress egist	er
Op-	Mod	le fie	eld:												
.	Byte		Wo	rd	Lo	ong '	word				pera				
	000		001		01			(<	ea>	·)∧(·	<dn< td=""><td>>)-</td><td>→<[</td><td>)n></td><td>•</td></dn<>	>)-	→<[)n>	•
	100		101		11	0		(<	Dn>	>)∧(<ea< td=""><td>>)-</td><td>→<€</td><td>ea></td><td></td></ea<>	>)-	→<€	ea>	

MULU

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0	Re	Data egiste	er	0	1	1		Effe Mod		Add R	lress egist	ter

ABCD

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	.0		stinati egiste		1	0	0	0	0	R/M	S Re	ourc giste	

R / M field

M field : 0 = data register to data register 1 = memory to memory If R/M = 0, specifies a data register If R/M = 1, specifies an address register for the predecrement addressing mode.

EXG (Data Registers)

*

15	14	13	12	11	10	9	8	_ 7 ·	6	5	4	3	2	1	0
1	1	0	0	Re	Data egiste	er	1	0	1	0	0	0	Re	Data egist	er

EXG (Address Registers)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0	A Re	ddre egiste	ss er	1	0	1	0	0	1	A Re	ddre egist	ss er

EXG (Data Register and Address Register)

15	14	13	12	11 10	9	8	7	6	5	4	3	2	1	0
1	1	0	0	Data Regist	a :er	1	1	0	0	0	1	A Re		er

MULS

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0	Re	Data egist	er	1	1	1		Effe Mod		Ado R	lress egist	

ADD

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	1		Data egiste		Op	-Mo	de		Effe Mod			lress egist	er
OP-	Mod	le fie	eld:												
	Byte	,	Wore	d	Loi	ng w	/ord				pera				
	000	(001		010	<u>כ</u>					<dn< td=""><td></td><td></td><td></td><td></td></dn<>				
	100		101		11()		(<	Dn>	>)+((<ea< td=""><td>ı>)-</td><td>→.<</td><td>ea></td><td></td></ea<>	ı>)-	→.<	ea>	

ADDA

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	1		ddre egiste		Ор	-Mo	de		Effe Mod		Add R	ress egist	I
OP-	Mod	١	ld: Noro 011	d	Lor 11	ng w 1	ord	(<	ea>		pera < Ar		→ </td <td>An></td> <td>•</td>	An>	•

ADDX

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
1	1	0	1		tinati gister		1	Siz	ze	0	0	R / M		ouro giste		
	field		01 = 10 =	= woi = lon	rd g wo											
R/M	l field	d :	0 = 0	data mem	regis ory t	ster o m	to da emo	ata re rv	egist	er						
			, spe	cifie	s a da	ata r	egis	ter	er fo	or the	e pre	edecrer	nent	t add	iressi	ng mode.

SHIFT/ROTATE (Register)

15 14 13	12	11	10	9	8	7	6	5	4	3	2	1	0	_
1 1 1	0		ount		dr	Si	ze	i/r	Ту	pe		Data egist		
Count/Regis	ter fi	eld				= 1,	spe					er th	at co	ontains the shift
	~					co	ount							
dr field		= righ = left												
Size field	01	= by = wo = lor		ord										
i/r field	: 0=	imn =	nedia ister :	ate s			t							
Type field	: 00 01 10	= ari = log	ithme gical tate v	etic : shif	shft t									

SHIFT/ROTATE (Memory)

15	14	13	12	11	10	9	8	7.	6	5	4	3	2	1	0
1	1	1	0	0	Ту	pe	dr	1	1		Effe Mod			ress egist	er
Typ dr fi	e fie ield		01 10 11 0 =	= loo	tate it	shif		end							

APPENDIX D TMP68000 INSTRUCTION EXECUTION TIMES

D.1 INTRODUCTION

This Appendix contains listings of the instruction execution times in terms of external clock (CLK) periods. In this data, it is assumed that both memory read and write cycle times are four clock periods. A longer memory cycle will cause the generation of wait states which must be added to the total instruction time.

The number of bus read and write cycles for each instruction is also included with the timing data. This data is enclosed in parenthesis following the number of clock periods and is shown as: (r/w) where r is the number of read cycles and w is the number of write cycles included in the clock period number. Recalling that either a read or write cycle requires four clock periods, a timing number given as 18(3/1) relates to 12 clock periods for the three read cycles, plus 4 clock periods for the one write cycle, plus 2 cycles required for some internal function of the processor.

Note:

The number of periods includes instruction fetch and all applicable operand fetches and stores.

D.2 OPERAND EFFECTIVE ADDRESS CALCULATION TIMES

Table D.1 lists the number of clock periods required to compute an instruction's effective address. It includes fetching of any extension words, the address computation, and fetching of the memory operand. The number of bus read and write cycles is shown in parenthesis as (r/w). Note there are no write cycles involved in processing the effective address.

	Addressing Mode	Byte, Word	Long word
Dn An	Register Data Register Direct Address Register Direct	0 (0 / 0) 0 (0 / 0)	0 (0/0) 0 (0/0)
(An) (An) +	Memory Address Register Indirect Address Register Indirect with Postincrement	4 (1/0) 4 (1/0)	8 (2/0) 8 (2/0)
-(An)	Address Register Indirect with Predecrement	6 (1/0)	10 (2/0)
d16 (An)	Address Register Indirect with Displacement	8 (2/0)	12 (3/0)
d8 (An, Xn)*	Address Register Indirect with Index	10 (2/0)	14 (3/0)
Abs.W	Absolute Short	8 (2/0)	12 (3/0)
Abs. L	Absolute Long	12 (3/0)	16 (4/0)
d16 (PC)	Program Counter with Displacement	8 (2/0)	12 (3/0)
d16 (PC, Xn)*	Program Counter with Index	10 (2/0)	14 (3/0)
# <data></data>		4 (1/0)	8 (2/0)

Table D.1 Effective Address Calculation Times

* : The size of the index register (Xn) does not affect execution time.

D.3 MOVE INSTRUCTION EXECUTION TIMES

Table D.2 and D.3 indicate the number of clock periods for the move instruction. This data includes instruction fetch, operand reads, and operand writes. The number of bus read and write cycles is shown in parenthesis as (r/w).

Table 5.2 Move Byte and word instituction Execution Times											
Source	Destination										
Jource	Dn	An	(An)	(An) +	- (An)	d16 (An)	d8 (An, Xn)*	Abs. W	Abs. L		
Dn	4 (1 / 0)	4 (1/0)	8 (1 / 1)	8 (1 / 1)	8 (1 / 1)	12 (2 / 1)	14 (2 / 1)	12 (2 / 1)	16 (1/3)		
An	4 (1 / 0)	4 (1 / 0)	8(1/1)	8 (1 / 1)	8 (1 / 1)	12 (2 / 1)	14 (2 / 1)	12 (2 / 1)	16 (1/3)		
(An)	8 (2 / 0)	8 (2 / 0)	12 (2 / 1)	12 (2 / 1)	12 (2 / 1)	16 (3 / 1)	18 (3 / 1)	16 (3 / 1)	20 (4 / 1)		
(An) +	8 (2 / 0)	8 (2 / 0)	12 (2 / 1)	12(2/1)	12 (2 / 1)	16 (3 / 1)	18 (3 / 1)	16 (3 / 1)	20 (4 / 1)		
- (An)	10 (2 / 0)	10 (2 / 0)	14 (2 / 1)	14 (2 / 1)	14 (2 / 1)	18 (3 / 1)	20 (3 / 1)	18 (3 / 1)	22 (1 / 4)		
d16 (An)	12 (3 / 0)	12 (3 / 0)	16 (3 / 1)	16 (3 / 1)	16 (3 / 1)	20 (4 / 1)	22 (4 / 1)	20 (4 / 1)	24 (5 / 1)		
d8 (An, Xn)*	14 (3 / 0)	14 (3 / 0)	18 (3 / 1)	18 (3 / 1)	18 (3 / 1)	22 (4/1)	24 (4 / 1)	22 (4 / 1)	26 (5 / 1)		
Abs. W	12 (3 / 0)	12 (3 / 0)	16 (3 / 1)	16 (3 / 1)	16 (3 / 1)	20 (4 / 1)	22 (4 / 1)	20 (4 / 1)	24 (5 / 1)		
Abs. L	16 (4 / 0)	16 (4 / 0)	20 (4 / 1)	20 (4 / 1)	20 (4 / 1)	24 (5/1)	26 (5 / 1)	24 (5 / 1)	28 (6 / 1)		
d16 (PC)	12 (3 / 0)	12 (3 / 0)	16 (3 / 1)	16 (3 / 1)	16 (3 / 1)	20 (4 / 1)	22 (4 / 1)	20 (4 / 1)	24 (5 / 1)		
d8 (PC, Xn)*	14 (3 / 0)	14 (3 / 0)	18 (3 / 1)	18 (3 / 1)	18 (3 / 1)	22 (4 / 1)	24 (4 / 1)	22 (4 / 1)	26 (5 / 1)		
# <data></data>	8 (2 / 0)	8 (2 / 0)	12 (2 / 1)	12 (2 / 1)	12 (2 / 1)	16 (3 / 1)	18 (3 / 1)	16 (3 / 1)	20 (4 / 1)		

Table D.2 Move Byte and Word Instruction Execution Times

* : The size of the index register (Xn) does not affect execution time.

Source	Destination											
	Dn	An	(An)	(An) +	- (An)	d16 (An)	d8 (An, Xn)*	Abs. W	Abs. L			
Dn	4 (1 / 0)	4 (1/0)	12 (1 / 2)	12 (1 / 2)	12 (1 / 2)	16 (2 / 2)	18 (2 / 2)	16 (2 / 2)	20 (3 / 2)			
An	4 (1 / 0)	4 (1 / 0)	12 (1 / 2)	12 (1 / 2)	12 (1 / 2)	16 (2 / 2)	18 (2 / 2)	16 (2 / 2)	20 (3 / 2)			
(An)	12 (3 / 0)	12 (3 / 0)	20 (3 / 2)	20 (3 / 2)	20 (3 / 2)	24 (4 / 2)	26 (4 / 2)	24 (4 / 2)	28 (5 / 2)			
(An) +	12 (3 / 0)	12 (3 / 0)	20 (3 / 2)	20 (3 / 2)	20 (3 / 2)	24 (4 / 2)	26 (4 / 2)	24 (4 / 2)	28 (5 / 2)			
- (An)	14 (3 / 0)	14 (3 / 0)	22 (3 / 2)	22 (3 / 2)	22 (3 / 2)	26 (4 / 2)	28 (4 / 2)	26 (4 / 2)	30 (5 / 2)			
d16 (An)	16 (4 / 0)	16 (4 / 0)	24 (4 / 2)	24 (4 / 2)	24 (4 / 2)	28 (5 / 2)	30 (5 / 2)	28 (5 / 2)	32 (6 / 2)			
d8 (An, Xn)*	18 (4 / 0)	18 (4 / 0)	26 (4 / 2)	26 (4 / 2)	26 (4 / 2)	30 (5 / 2)	32 (5 / 2)	30 (5 / 2)	34 (6 / 2)			
Abs. W	16 (4 / 0)	16 (4 / 0)	24 (4 / 2)	24 (4 / 2)	24 (4 / 2)	28 (5 / 2)	30 (5 / 2)	28 (5 / 2)	32 (6 / 2)			
Abs. L	20 (5 / 0)	20 (5 / 0)	28 (5 / 2)	28 (5 / 2)	28 (5 / 2)	32 (6 / 2)	34 (6 / 2)	32 (6 / 2)	36 (7 / 2)			
d16 (PC)	16 (4 / 0)	16 (4 / 0)	24 (4 / 2)	24 (4 / 2)	24 (4 / 2)	28 (5 / 2)	30 (5 / 2)	28 (5 / 2)	32 (5 / 2)			
d8 (PC, Xn)*	18 (4 / 0)	18 (4 / 0)	26 (4 / 2)	26 (4 / 2)	26 (4 / 2)	30 (5 / 2)	32 (5 / 2)	30 (5 / 2)	34 (6 / 2)			
# <data></data>	12 (3 / 0)	12 (3 / 0)	20 (3 / 2)	20 (3 / 2)	20 (3 / 2)	24 (4 / 2)	26 (4 / 2)	24 (4 / 2)	28 (5 / 2)			

Table D.3 Move Long Word Instruction Execution Times

 $^{\star}~$: The size of the index register (Xn) does not affect execution time.

D.4 STANDARD INSTRUCTION EXECUTION TIMES

The number of clock periods shown in Table D.4 indicates the time required to perform the operations, store the results, and read the next instruction. The number of bus read and write cycles is shown in parenthesis as (r/w). The number of clock periods and the number of read and write cycles must be added respectively to those of the effective address calculation where indicated.

In Table D.4 the headings have the following meanings: An = address register operand, Dn = data register operand, ea = an operand specified by an effective address, and M = memory effective address operand.

Instruction	Size	op <ea>, An^</ea>	op <ea>, Dn</ea>	op Dn, <m></m>
ADD/ADDA	Byte, Word	6(1/0) + **	4 (1 / 0) +	8(1/1) +
ADD / ADDA	Long word	8(1/0) +	6(1/0) + **	12 (1 / 2) +
AND	Byte, Word	-	4(1/0)+	8(1/1) +
	Long word	-	6(1/0) + **	12 (1 / 2) +
	Byte, word	6(1/0) +	4(1/0) +	-
CMP/CMPA	Long word	6(1/0)+	6(1/0)+	
DIVS		-	158 (1 / 0) + *	-
DIVU	-	-	140 (1 / 0) *	-
EOR	Byte, Word	—	4 (1 / 0) ***	8(1/1)+
LON	Long word	-	8(1/0)***	12 (1 / 2) +
MULS			70(1/0) +*	
MULU		-	70(1/0)+*	-
OR	Byte, Word	-	4(1/0) +	8(1/1)+
UK	Long word	—	6(1/0) + **	12(1/2)+
SUB	Byte, Word	8(1/0)+	4(1/0) +	8(1/1)+
900	Long word	6(1/0) + **	6 (1 / 0) + **	12 (1 / 2) +

 Table D.4
 Standard Instruction Execution Times

Note :

+ : add effective address calculation time

- \wedge : word or long word only
- indicates maximum basic value added to word effective address time.
- ** : The base time of six clock periods is increased to eight if the effective address mode is register direct or immediate (effective address time should also be added).

*** : Only available effective address mode is data register direct.

DIVS, DIVU - The divide algorithm used by the TMP68000 provides less than 10% difference between the best and worst case timings.

MULS, MULU - The multiply algorithm requires 38 + 2n clocks where n is defines as:

MULS: n = the number of ones in the <ea>

MULU: n = concatanate the <ea>with a zero as the LSB;n is the resultant number of 10 or 01 patterns in the 17-bit source; i.e., worst case happens when the source is \$5555.

TOSHIBA

D.5 IMMEDIATE INSTRUCTION EXECUTION TIMES

The number of clock periods shown in Table D.5 includes the time to fetch immediate operands, perform the operations, store the results, and read the next operation. The number of bus read and write cycles is shown in parenthesis as (r/w). The number of clock periods and number of read and write cycles must be added respectively to those of the effective address calculation where indicated.

In Table D.5, the headings have the following meanings:

= immediate operand,

Dn = data register operand,

An = address register operand,

M = memory operand.

SR = status register.

Table D.5 Immediate Instruction Execution Times

Instruction	Size	op#, Dn	op #, An	op #, M
ADDI -	Byte, Word	8 (2 / 0)	-	12(2/1)+
ADDI -	Long word	16 (3 / 0)	-	20 (3 / 2) +
1000	Byte, Word	4 (1 / 0)	8 (1 / 0)*	8(1/1)+
ADDQ	Long word	8 (1 / 0)	8 (1 / 0)	12(1/2)+
	Byte, Word	8 (2 / 0)	-	12(2/1)+
ANDI	Long word	16 (3 / 0)	-	20 (3 / 1) +
CLADI	Byte, Word	8 (2 / 0)	-	8(2/0)+
CMPI	Long word	14 (3 / 0)	—	12 (3 / 0) +
500	Byte, Word	8 (2 / 0)	-	12(2/1)+
EORI	Long word	16 (3 / 0)	-	20 (3 / 2) +
MOVEQ	Long word	4 (1 / 0)	-	-
	Byte, Word	8 (2 / 0)	-	12(2/1)+
ORI	Long word	16 (3 / 0)	-	20 (3 / 2) +
CUDI .	Byte, Word	8 (2 / 0)	-	12 (2 / 1)
SUBI	Long word	16 (3 / 0)	-	20 (3 / 2) +
CUD0	Byte, Word	4 (1 / 0)	8 (1 / 0)*	8(1/1) +
SUBQ	Long word	8 (1 / 0)	8 (1 / 0)	12 (1 / 2) +

+ : add effective address calculation time

* : word only

D.6 SINGLE OPERAND INSTRUCTION EXECUTION TIMES

Table D.6 indicates the number of clock periods for the single operand instructions. The number of bus read and write cycles is shown in parenthesis as (r/w). The number of clock periods and the number of read and write cycles must be added respectively to those of the effective address calculation where indicated.

Instruction	Size	Register	Memory
CLR	Byte, Word	4 (1 / 0)	8(1/1) +
CLK	Long word	6 (1 / 0)	12(1/2)+
NBCD	Byte	6 (1 / 0)	8(1/1) +
NEC	Byte, Word	4 (1 / 0)	8(1/1) +
NEG	Long word	6 (1 / 0)	12(1/2) +
NEGX	Byte, Word	4 (1 / 0)	8(1/1) +
NEGX	Long word	6 (1 / 0)	12(1/2) +
NOT	Byte, Word	4 (1 / 0)	8(1/1) +
NOT	Long word	6 (1 / 0)	12(1/2) +
c	Byte, Word	4 (1 / 0)	8(1/1) +
Scc	Long word	6 (1 / 0)	8(1/1) +
TAS	Byte	4 (1 / 0)	10(1/1) +
	Byte, Word	4 (1 / 0)	4(1/0) +
TST	Long word	4 (1 / 0)	4(1/0) +

Table D.6 Single Operand Instruction Execution Times

+ : add effective address calculation time

D.7 SHIFT/ROTATE INSTRUCTION EXECUTION TIMES

Table D.7 indicates the number of clock periods for the shift and rotate instructions. The number of bus read and write cycles is shown in parenthesis as (r/w). The number of clock periods and the number of read and write cycles must be added respectively to those of the effective address calculation where indicated.

Instruction	Size	Register	Memory
ASR, ASL	Byte, Word	6 + 2n (1 / 0)	8(1/1) +
ASI, ASL	Long word	8 + 2n (1 / 0)	
	Byte, Word	6 + 2n (1 / 0)	8(1/1) +
LSR, LSL	Long word	8 + 2n (1 / 0)	-
	Byte, Word	6 + 2n (1 / 0)	8(1/1) +
ROR, ROL	Long word	8 + 2n (1 / 0)	
	Byte, Word	6 + 2n (1 / 0)	8(1/1) +
ROXR, ROXL	Long word	8 + 2n (1 / 0)	

Table D.7 Shift/Rotate Instruction Execution Times

+ : add effective address calculation time for word operands

n : the shift count

D.8 BIT MANIPULATION INSTRUCTION EXECUTION TIMES

Table D.8 indicates the number of clock periods required for the bit manipulation instructions. The number of bus read and write cycles is shown in parenthesis as (r/w). The number of clock periods and the number of read and write cycles must be added respectively to those of the effective address calculation where indicated.

Instruction	Size	Dyna	amic	Static		
instruction	JIEC	Register	Memory	Register	Memory	
PCUC	Byte	—	8(1/1)+		12 (2 / 1) +	
BCHG	Long word	8 (1 / 0)*	_	12 (2 / 0)	-	
	Byte	—	8(1/1)+	-	12 (2 / 1) +	
BCLR	Long word	10 (1 / 0)	_	14 (2 / 0)*	—	
BSET	Byte	-	8(1/1)+	-	12 (2 / 1) +	
BSET	Long word	8 (1 / 0)*	-	12(2/0)*	—	
	Byte	-	4(1/0)+		8 (2 / 0) +	
BTST	Long word	6 (1 / 0)	—	10 (2 / 0)	_	

Table D.8 Bit Manipulation Instruction Execution Times

+ : add effective address calculation time

* : indicates maximum value; data addressing mode only

D.9 CONDITIONAL INSTRUCTION EXECUTION TIMES

Table D.9 indicates the number of clock periods required for the conditional instructions. The number of bus read and write cycles is indicated in parenthesis as (r/w). The number of clock periods and the number of read and write cycles must be added respectively to those of the effective address calculation where indicated.

Instruction	Displacement	Branch Taken	Branch Not Taken
D	Byte	10 (2 / 0)	8 (1 / 0)
Bcc	Word	10 (2 / 0)	12 (2 / 0)
	Byte	10 (2 / 0)	_
BRA	Word	10 (2 / 0)	-
DCD	Byte	18 (2 / 2)	-
BSR	Word	18 (2 / 2)	—
	cc true	-	12 (2 / 0)
DBcc	cc false, Count Not Expired	10 (2 / 0)	-
	cc false, Count Expired	_	14 (3 / 0)

Table D.9 Conditional Instruction Execution Times

+ : add effective address calculation time

* : indicates maximum base value

D.10 JMP, JSR, LEA, PEA, AND MOVEM INSTRUCTION EXECUTIONTIMES

Table D.10 indicates the number of clock periods required for the jump, jump-tosubroutine, load effective address, push effective address, and move multiple registers instructions. The number of bus read and write cycles is shown in parenthesis as (r/w).

In-struc- tion	Size	(An)	(An) +	- (An)	d16 (An)	d8 (An,Xn)*	Abs. W	Abs. L	d16 (PC)	d8 (Pc, Xn)*
JMP	-	8 (2/0)	-	-	10 (2 / 0)	14 (3 / 0)	10 (2/0)	12 (3/0)	10 (2/0)	14 (3 / 0)
JSR	-	16 (2/2)	-	-	18 (2 / 2)	22 (2 / 2)	18 (2/2)	20 (3/2)	18 (2/2)	22 (2 / 2)
LEA	-	4 (1/0)	-	-	8 (2 / 0)	12 (2 / 0)	8 (2/0)	12 (3/0)	8 (2/0)	12 (2 / 0)
PEA	-	12 (1/2)	-	-	16 (2 / 2)	20 (2 / 2)	16 (2/2)	20 (3/2)	16 (2/2)	20 (2 / 2)
	Word	12 + 4n	12 + 4n		16 + 4n	18 + 4n	16 + 4n	20 + 4n	16 + 4n	18 + 4n
MOVEM		(3 + n / 0)	(3 + n / 0)		(4 + n / 0)	(4 + n / 0)	(4 + n / 0)	(5 + n / 0)	(4 + n / 0)	(4 + n / 0)
$M \rightarrow R$	Long	12 + 8n	12 + 8n	-	16 + 8n	18 + 8n	16 + 8n	20 + 8n	16 + 8n	18 + 8n
		(3 + 2n / 0)	(3 + 2n / 0)		(4 + 2n / 0)	(4 + 2n / 0)	(4 + 2n / 0)	(5 + 2n / 0)	(4 + 2n / 0)	(4 + 2n / 0)
	Word	8 + 4n	-	8 + 4n	12 + 4n	14 + 4n	12 + 4n	16 + 4n	-	-
MOVEM		(2 / n)		(2 / n)	(3 / n)	(3 / n)	(3 / n)	(4 / n)	_	-
$R \rightarrow M$	Long	8 + 8n	-	8 + 8n	12 + 8n	14 + 8n	12 + 8n	16 + 8n	-	-
		(2 / 2n)	-	(2/2n)	(3 / 2n)	(3 / 2n)	(3 / 2n)	(4 / 2n)	-	-

Table D.10 JMP, JSR, LEA, PEA, and MOVEM Instruction Execution Times

n: the number of registers to move

* : the size of the index register (Xn) does not affect the instruction's execution time

D.11 MULTI-PRECISION INSTRUCTION EXECUTION TIMES

Table D.11 indicates the number of clock periods for the multi-precision instructions. The number of clock periods includes the time to fetch both operands, perform the operations, store the results, and read the next instructions. The number of bus read and write cycles is shown in parenthesis as (r/w).

In Table D.11, the headings have the following meaning: Dn = data register operand and M = memory operand.

Instruction	Size	op Dn, Dn	op M, M
	Byte, Word	4 (1 / 0)	18 (3 / 1)
ADDX	Long word	8 (1 / 0)	30 (5 / 2)
CMPM	Byte, Word	-	12 (3 / 0)
CIVIPIVI	Long word		20 (5 / 0)
CUDY	Byte, Word	4 (1 / 0)	18 (3 / 1)
SUBX	Long word	8 (1 / 0)	30 (5 / 2)
ABCD	Byte	6 (1 / 0)	18 (3 / 1)
SBCD	Byte	6 (1 / 0)	18 (3 / 1)

Table D.11 Multi-Precision Instruction Execution Times

D.12 MISCELLANEOUS INSTRUCTION EXECUTION TIMES

Table D.12 and D.13 indicate the number of clock periods for the folowing miscellaneous instructions. The number of bus read and write cycles is shown in parenthesis as (r/w). The number of clock periods plus the number of read and write cycles must be added to those of the effective address calculation where indicated.

Instruction	Size	Register	Memory
ANDI to CCR	Byte	20 (3 / 0)	-
ANDI to SR	Word	20 (3 / 0)	-
CHK (No Trap)	_	10(1/0) +	-
EORI to CCR	Byte	20 (3 / 0)	-
EORI to SR	Word	20 (3 / 0)	-
ORI to CCR	Byte	20 (3 / 0)	-
ORI to SR	Word	20 (3 / 0)	-
MOVE from SR	_	6 (1 / 0)	8(1/1) +
MOVE to CCR	_	12 (1 / 0)	12 (2 / 0) +
MOVE to SR	-	12 (1 / 0)	12 (2 / 0) +
EXG		6 (1 / 0)	-
EXT	Word	4 (1 / 0)	-
	Long word	4 (1 / 0)	-
LINK	-	16 (2 / 2)	-
MOVE from USP		4 (1 / 0)	-
MOVE to USP	-	4 (1 / 0)	_
NOP	-	4 (1 / 0)	-
RESET	_	132 (1 / 0)	
RTE		20 (5 / 0)	-
RTR	-	20 (5 / 0)	
RTS		16 (4 / 0)	-
STOP	-	4 (0 / 0)	-
SWAP	-	4 (1 / 0)	_
TRAPV	_	4 (1 / 0)	
UNLK	-	12 (3 / 0)	-

Table D.12 Miscellaneous Instruction Execution Times

+ : add effective address calculation time

Table D.13 Move Peripheral Instruction Execution Time	Table D.13	Move Peripheral	Instruction	Execution Time
---	------------	-----------------	-------------	----------------

Instruction	Size	Register \rightarrow Memory	Memory→Register
MOVED	Word	16 (2 / 2)	16 (4 / 0)
MOVEP	Long word	24 (2 / 4)	24 (6 / 0)

D.13 EXCEPTION PROCESSING EXECUTION TIMES

Table D.14 indicates the number of clock periods for exception processing. The number of clock periods includes the time for all stacking, the vector fetch, and the fetch of the first two instruction words of the handler routine. The number of bus read and write cycles is shown in parenthesis as (r/w).

Exception	Periods				
Address Error	50 (4 / 7)				
Bus Error	50 (4 / 7)				
CHK Instruction	44 (5 / 4) +				
Divide by Zero	42 (5 / 4)				
llegal Instruction	34 (4 / 3)				
Interrupt	44 (5 / 3)*				
Privilege Violation	34 (4 / 3)				
RESET **	40 (6 / 0)				
Trace	34 (4 / 3)				
TRAP Instruction	38 (4 / 4)				
TRAPV Instruction	34 (4 / 3)				

 Table D.14
 Exception Processing Execution Times

: add effective address calculation time

- : The interrupt acknowledge cycle is assumed to take four clock periods.
- **

•

Indicates the time from when RESET and HALT are first sampled as negated to when instruction execution satrts.

APPENDIX E <u>TMP68008 INSTRUCTION EXECUTION TIMES</u>

E.1 INTRODUCTION

This Appendix contains listings of the instruction execution times in terms of external clock (CLK) periods. In this data, it is assumed that both memory read and write cycle times are four clock periods. A longer memorycycle will cause the generation of wait states which must be added to the total instruction time.

The number of bus read and write cycles for each instruction is also included with the timing data. This data is enclosed in parenthesis following the number of clock periods and is shown as: (r/w) where r is the number of read cycles and w is the number of write cycles included in the clock period number. Recalling that either a read or write cycle requires four clock periods, a timing number given as 18 (3/1) relates to 12 clock periods for the three read cycles, plus 4 clock periods for the one write cycle, plus 2 cycles required for some internal function of the processor.

Note:

The number of periods includes instruction fetch and all applicable operand fetches and stores.

I

ł

.

E.2 OPERAND EFFECTIVE ADDRESS CALCULATION TIMES

Table E.1 lists the number of clock periods required to compute an instruction's effective address. It includes fetching of any extension words, the address computation, and fetching of the memory operand. The number of bus read and write cycles is shown in parenthesis as (r/w). Note there are no write cycles involved in processing the effective address.

	Addressing Mode	E	Byte	Word		Long word	
	Register						
Dn	Data Register Direct	0	(0 / 0)	0	(0 / 0)	0	(0 / 0)
An	Address Register Direct	0	(0 / 0)	0	(0 / 0)	0	(0 / 0)
	Memory						
(An)	Data Register Indirect	4	(1/0)	8	(2 / 0)	16	(4 / 0)
(An) +	Address Register Indirect with Postincrement	4	(1/0)	8	(2/0)	16	(4 / 0)
-(An)	Address Register Indirect with Predecrement	6	(1/0)	10	(2/0)	18	(4 / 0)
d16 (An)	Address Register Indirect with Displacement	12	(3 / 0)	16	(4 / 0)	24	(6 / 0)
d8 (An, Xn)*	Address Register Indirect with Index	14	(3 / 0)	18	(4 / 0)	26	(6 / 0)
Abs.W	Absolute Short	12	(3 / 0)	16	(4 / 0)	24	(6 / 0)
Abs.L	Absolute Long	20	(5 / 0)	24	(6/0)	32	(8 / 0)
d16 (PC)	Program Counter with Displacement	12	(3 / 0)	16	(4 / 0)	24	(6 / 0)
d8 (PC, Xn)*	Program Counter with Index	14	(3 / 0)	18	(4 / 0)	26	(6 / 0)
# <data></data>	Immediate	8	(2/0)	8	(2/0)	16	(4 / 0)

* : The size of the index register (Xn) does not affect execution time.

E.3 MOVE INSTRUCTION EXECUTION TIMES

Table E.2, E.3 and E.4 indicate the number of clock periods for the move instruction. This data includes instruction fetch, operand reads, and operand writes. The number of bus read and write cycles is shown in parenthesis as (r/w).

Source				D	estinatior	1			
Source	Dn	An	(An)	(An) +	-(An)	d16 (An)	d8 (An,Xn)*	Abs.W	Abs.L
Dn	8 (2/0)	8 (2/0)	12 (2/1)	12 (2/1)	12 (2/1)	20 (4/1)	22 (4/1)	20 (4/1)	28 (6/1)
An	8 (2/0)	8 (2/0)	12 (2/1)	12 (2/1)	12 (2/1)	20 (4/1)	22 (4/1)	20 (4/1)	28 (6/1)
(An)	12 (3/0)	12 (3/0)	16 (3/1)	16 (3/1)	16 (3/1)	24 (5/1)	26 (5/1)	24 (5/1)	32 (7/1)
(An) +	12 (3/0)	12 (3/0)	16 (3/1)	16 (3/1)	16 (3/1)	24 (5/1)	26 (5/1)	24 (5/1)	32 (7/1)
-(An)	14 (3/0)	14 (3/0)	18 (3/1)	18 (3/1)	18 (3/1)	26 (5/1)	28 (5/1)	26 (5/1)	34 (7/1)
d16 (An)	20 (5/0)	20 (5/0)	24 (5/1)	24 (5/1)	24 (5/1)	32 (7/1)	34 (7/1)	32 (7/1)	40 (9/1)
d8 (An, Xn)*	22 (5/0)	22 (5/0)	26 (5/1)	26 (5/1)	26 (5/1)	34 (7/1)	36 (7/1)	34 (7/1)	42 (9/1)
Abs.W	20 (5/0)	20 (5/0)	24 (5/1)	24 (5/1)	24 (5/1)	32 (7/1)	34 (7/1)	32 (7/1)	40 (9/1)
Abs.L	28 (7/0)	28 (7/0)	32 (7/1)	32 (7/1)	32 (7/1)	40 (9/1)	42 (9/1)	40 (9/1)	48 (11/1)
d16 (PC)	20 (5/0)	20 (5/0)	24 (5/1)	24 (5/1)	24 (5/1)	32 (7/1)	34 (7/1)	32 (7/1)	40 (9/1)
d8 (PC, Xn)*	22 (5/0)	22 (5/0)	26 (5/1)	26 (5/1)	26 (5/1)	34 (7/1)	36 (7/1)	34 (7/1)	42 (9/1)
# <data></data>	16 (4/0)	16 (4/0)	20 (4/1)	20 (4/1)	20 (4/1)	28 (6/1)	30 (6/1)	28 (6/1)	36 (8/1)

Table E.2Move Byte Instruction Execution Times

* : The size of the index register (Xn) does not affect execution time.

Source									
Source	Dn	An	(An)	(An) +	-(An)	d16 (An)	d8 (An,Xn)*	Abs.W	Abs.L
Dn	8 (2/0)	8 (2/0)	16 (2/2)	16 (2/2)	16 (2/2)	24 (4/2)	26 (4/2)	20 (4/2)	32 (6/2)
An	8 (2/0)	8 (2/0)	16 (2/2)	16 (2/2)	16 (2/2)	24 (4/2)	26 (4/2)	20 (4/2)	32 (6/2)
(An)	16 (4/0)	16 (4/0)	24 (4/2)	24 (4/2)	24 (4/2)	32 (6/2)	34 (6/2)	32 (6/2)	40 (8/2)
(An) +	16 (4/0)	16 (4/0)	24 (4/2)	24 (4/2)	24 (4/2)	32 (6/2)	34 (6/2)	32 (6/2)	40 (8/2)
-(An)	18 (4/0)	18 (4/0)	26 (4/2)	26 (4/2)	26 (4/2)	34 (6/2)	32 (6/2)	34 (6/2)	42 (8/2)
d16 (An)	24 (6/0)	24 (6/0)	32 (6/2)	32 (6/2)	32 (6/2)	40 (8/2)	44 (8/2)	40 (8/2)	48 (10/2)
d8(An, Xn)*	26 (6/0)	26 (6/0)	34 (6/2)	34 (6/2)	34 (6/2)	42 (8/2)	44 (8/2)	42 (8/2)	50 (10/2)
Abs.W	24 (6/0)	24 (6/0)	32 (6/2)	32 (6/2)	32 (6/2)	40 (8/2)	42 (8/2)	40 (8/2)	48 (10/2)
Abs.L	32 (8/0)	32 (8/0)	40 (8/2)	40 (8/2)	40 (8/2)	48 (10/2)	50 (10/2)	48 (10/2)	56 (12/2)
d16(PC)	24 (6/0)	24 (6/0)	32 (6/2)	32 (6/2)	32 (6/2)	40 (8/2)	42 (8/2)	40 (8/2)	48 (10/2)
d8(PC, Xn)*	26 (6/0)	26 (6/0)	34 (6/2)	34 (6/2)	34 (6/2)	42 (8/2)	44 (8/2)	42 (8/2)	50 (10/2)
# <data></data>	16 (4/0)	16 (4/0)	24 (4/2)	24 (4/2)	24 (4/2)	32 (6/2)	34 (6/2)	32 (6/2)	40 (8/2)

Table E.3 Move Word Instruction Execution Times

* : The size of the index register (Xn) does not affect execution time.

.

I

1

I

I

I

I

I

L

1

1

Course				D	estination				
Source	Dn	An	(An)	(An) +	-(An)	d16 (An)	d8 (An,Xn)*	Abs.W	Abs.L
Dn	8 (2/0)	8 (2/0)	24 (2/4)	24 (2/4)	24 (2/4)	32 (4/4)	34 (4/4)	32 (4/4)	40 (6/4
An	8 (2/0)	8 (2/0)	24 (2/4)	24 (2/4)	24 (2/4)	32 (4/4)	34 (4/4)	32 (4/4)	40 (6/
(An)	24 (6/0)	24 (6/0)	40 (6/4)	40 (6/4)	40 (6/4)	48 (8/4)	50 (8/4)	48 (8/4)	56 (10/
(An) +	24 (6/0)	24 (6/0)	40 (6/4)	40 (6/4)	40 (6/4)	48 (8/4)	50 (8/4)	48 (8/4)	56 (10/
-(An)	26 (6/0)	26 (6/0)	42 (6/4)	42 (6/4)	42 (6/4)	50 (8/4)	52 (8/4)	50 (8/4)	58 (10/
d16 (An)	32 (8/0)	32 (8/0)	48 (8/4)	48 (8/4)	48 (8/4)	56 (10/4)	58 (10/4)	56 (10/4)	64 (12/
d8 (An, Xn)*	34 (8/0)	34 (8/0)	50 (8/4)	50 (8/4)	50 (8/4)	58 (10/4)	60 (10/4)	58 (10/4)	66 (12/
Abs.W	32 (8/0)	32 (8/0)	48 (8/4)	48 (8/4)	48 (8/4)	56 (10/4)	58 (10/4)	56 (10/4)	64 (12/
Abs.L	40 (10/0)	40 (10/0)	56 (10/4)	56 (10/4)	56 (10/4)	64 (12/4)	66 (12/4)	64 (12/4)	72 (14/
d16 (PC)	32 (8/0)	32 (8/0)	48 (8/4)	48 (8/4)	48 (8/4)	56 (10/4)	58 (10/4)	56 (10/4)	64 (12/
d8(PC, Xn)*	34 (8/0)	34 (8/0)	50 (8/4)	50 (8/4)	50 (8/4)	58 (10/4)	60 (10/4)	58 (10/4)	66 (12/
# <data></data>	24 (6/0)	24 (6/0)	40 (6/4)	40 (6/4)	40 (6/4)	48 (8/4)	50 (8/4)	48 (8/4)	56 (10/

* : The size of the index register (Xn) does not affect execution time.

E.4 STANDARD INSTRUCTION EXECUTION TIMES

The number of clock periods shown in Table E.5 indicates the time required to perform the operations, store the results, and read the next instruction. The number of bus read and write cycles is shown in parenthesis as (r/w). The number of clock periods and the number of read and write cycles must be added respectively to those of the effective address calculation where indicated. In Table E.5 the headings have the following meanings: An = address register operand, Dn = data register operand, ea = an operand specified by an effective address, and M = memory effective address operand.

Table E.5 Standard Instruction Execution Times						
Instruction	Size	op <ea>, An</ea>	op <ea>, Dn</ea>	op Dn, <m></m>		
	Byte	-	8 (2/0) +	12 (2/1) +		
ADD / ADDA	Word	12 (2/0) +	8 (2/0) +	16 (2/2) +		
	Long word	10 (2/0) + **	10 (2/0) + **	24 (2/4) +		
	Byte	-	8 (2/0) +	12 (2/1) +		
AND	Word		8 (2/0) +	16 (2/2) +		
	Long word		10 (2/0) + **	24 (2/4) +		
	Byte		8 (2/0) +	-		
CMP / CMPA	Word	10 (2/0) +	8 (2/0) +	-		
	Long word	10 (2/0) +	10 (2/0) +	-		
DIVS		· _	162 (2/0) *	-		
DIVU		-	144 (2/0) *	-		
	Byte	-	8 (2/0) + ***	12 (2/1) +		
EOR	Word	-	8 (2/0) + ***	16 (2/2) +		
	Long word		12 (2/0) + ***	24 (2/4) +		
MULS		_	7.4 (2/0) + *	-		
MULU		-	74 (2/0) + *	-		
	Byte	-	8 (2/0) +	12 (2/1) +		
OR	Word	_	8 (2/0) +	16 (2/2) +		
	Long word		10 (2/0) + **	24 (2/4) +		
	Byte	-	8 (2/0) +	12 (2/1) +		
SUB	Word	12 (2/0) +	8 (2/0) +	16 (2/2) +		
	Long word	10 (2/0) + **	10 (2/0) **	24 (2/4) +		

Table E.5 Standard Instruction Execution Times

Notes:

+ : add effective address calculation time

* : Indicates maximum base value added to word effective address time.

 ** : The base time of 10 clock periods is increased to 12 if the effective address mode is register direct or immediate

(effective address time should also be added).

*** Only available effective address mode is data register direct.

DIVS, DIVU - The divide algorithm used by the TMP68008 provides less than 10% difference between the best and worst case timings.

- MULS, MULU The multiply algorithm requires 42+2n clocks where n is defined as:
 - MULS n=tag the <ea> with a zero as the MSB; n is the resultant number of 10 or 01 patterns in the 17-bit source, i.e., worst case happens when the source is \$5555.
 - MULU n=the number of ones in the <ea>

E.5 IMMEDIATE INSTRUCTION EXECUTION TIMES

The number of clock periods shown in Table E.6 includes the time to fetch immediate operands, perform the operations, store the results, and read the next operation. The number of bus read and write cycles is shown in parenthesis as (r/w). The number of clock periods and the number of read and write cycles must be added respectively to those of the effective address calculation where indicated. In Table E.6, the headings have the following meanings: # = immediate operand, Dn = data register operand, An = address register operand, and M = memory operand.

Instruction	Size	op#, Dn	op#, An	op #, M
	Byte	16 (4/0)	-	20 (4/1) +
ADDI	Word	16 (4/0)	-	24 (4/2) +
	Long word	28 (6/0)	-	40 (6/4) +
	Byte	8 (2/0)	-	12 (2/1) +
ADDQ	Word	8 (2/0)	12 (2/0)	16 (2/2) +
	Lon word	12 (2/0)	12 (2/0)	24 (2/4) +
	Byte	16 (4/0)	_	20 (4/1) +
ANDI	Word	16 (4/0)		24 (4/2) +
	Lon word	28 (6/0)	-	40 (6/4) +
	Byte	16 (4/0)	-	16 (4/0) +
CMPI	Word	16 (4/0)	- '	16 (4/0) +
	Lon word	26 (6/0)	-	24 (6/0) +
	Byte	16 (4/0)	-	20 (4/1) +
EORI	Word	16 (4/0)	-	24 (4/2) +
	Lon word	28 (6/0)	· -	40 (6/4) +
MOVEQ	Lon word	8 (2/0)	-	-
	Byte	16 (4/0)	-	20 (4/1) +
ORI	Word	16 (4/0)	-	24 (4/2) +
	Lon word	28 (6/0)	_	40 (6/4) +
	Byte	16 (4/0)	-	12 (2/1) +
SUBI	Word	16 (4/0)	-	16 (2/2) +
	Lon word	28 (6/0)	-	24 (2/4) +
	Byte	8 (2/0)	-	20 (4/1) +
SUBQ	Word	8 (2/0)	12 (2/0)	24 (4/2) +
	Lon word	12 (2/0)	12 (2/0)	40 (6/4) +

Table E.6	Immediate	Instruction	Execution	Times

1

: add effective address calculation time

R

E.6 SINGLE OPERAND INSTRUCTION EXECUTION TIMES

Table E.7 indicates the number of clock periods for the single operand instructions. The number of bus read andwrite cycles is shown in parenthesis as (r/w). The number of clock periods and the number of read and write cycles must be added respectively to those of the effective address calculation where indicated.

Instruction	Size	Register	Memory
	Byte	8 (2/0)	12 (2/1) +
CLR	Word	8 (2/0)	16 (2/2) +
	Long word	10 (2/0)	24 (2/4) +
NBCD	Byte	10 (2/0)	12 (2/1) +
	Byte	8 (2/0)	12 (2/1) +
NEG	Word	8 (2/0)	16 (2/2) +
	Long word	10 (2/0)	24 (2/4) +
	Byte	8 (2/0)	12 (2/1) +
NEGX	Word	8 (2/0)	16(2/2)+
	Long word	10 (2/0)	24 (2/4) +
	Byte	8 (2/0)	12 (2/1) +
NOT	Word	8 (2/0)	16 (2/2) +
	Long word	10 (2/0)	24 (2/4) +
	Byte, False	8 (2/0)	12 (2/1) +
Scc	Byte, True	10 (2/0)	12 (2/1) +
TAS	Byte	8 (2/0)	14 (2/1) +
	Byte	8 (2/0)	8 (2/0) +
TST	Word	8 (2/0)	8 (2/0) +
	Long word	8 (2/0)	8 (2/0) +

Table E.7 Single Operand Instruction Execution Times

+ : add effective address calculation time.

E.7 SHIFT/ROTATE INSTRUCTION EXECUTION TIMES

Table E.8 indicates the number of clock periods for the shift and rotate instructions. The number of bus read and write cycles is shown in parenthesis as (r/w). The number of clock periods and the number of read and write cycles must be added respectively to those of the effective address calculation where indicated.

Instruction	Size	Register	Memory
	Byte	10 + 2n (2/0)	-
ASR, ASL	Word	10 + 2n (2/0)	16 (2/2) +
	Long word	12 + 2n (2/0)	-
	Byte	10 + 2n (2/0)	_
LSR, LSL	Word	10 + 2n (2/0)	16 (2/2) +
	Long word	12 + 2n (2/0)	-
	Byte	10 + 2n (2/0)	_
ROR, ROL	Word	10 + 2n (2/0)	16 (2/2) +
	Long word	12 + 2n (2/0)	-
	Byte	10 + 2n (2/0)	-
ROXR, ROXL	Word	10 + 2n (2/0)	16 (2/2) +
	Long word	12 + 2n (2/0)	-

Table E.8	Shift/Rotate	Instruction	Execution Times	

+ : add effective address calculation time for word operands

n : is the shift count

E.8 BIT MANIPULATION INSTRUCTION EXECUTION TIMES

Table E.9 indicates the number of clock periods required for the bit manipulation instructions. The number of bus read and write cycles is shown in parenthesis as (r/w). The number of clock periods and the number of read and write cycles must be added respectively to those of the effective address calculation where indicated.

8

ß

la atu cati a a	Size	Dyna	amic	Static		
Instruction	5120	Register	Memory	Register	Memory	
	Byte	-	12 (2/1) +	-	20 (4/1) +	
BCHG	Long word	12 (2/0) *	-	20 (4/0)*	-	
BCLR	Byte	_	12 (2/1) +	-	20 (4/1) +	
	Long word	14 (2/0) *	-	22 (4/0)*	-	
DOCT	Byte	-	12 (2/1) +	-	20 (4/1) +	
BSET	Long word	12 (2/0) *	-	20 (4/0)*	-	
	Byte	-	8 (2/0) +	-	16 (4/0) +	
BTST	Long word	10 (2/0) *	-	18 (4/0)*	-	

Table E.9 Bit Manipulation Instruction Execution Times

+ : add effective address calculation time

: Indicates maximum value; data addressing mode only

E.9 CONDITIONAL INSTRUCTION EXECUTION TIMES

Table E.10 indicates the number of clock periods required for the conditional instructions. The number of bus read and write cycles is indicated in parenthesis as (r/w). The number of clock periods and the number of read and write cycles must be added respectively to those of the effective address calculation where indicated.

Instruction	Displacement	Trap or Branch Taken	Trap or Branch Not taken
	Byte	18 (4/0)	12 (2/0)
Bcc	Word	18 (4/0)	20 (4/0)
_	Byte	18 (4/0)	-
BRA	Word	18 (4/0)	-
	Byte	34 (4/4)	_
BSR	Word	34 (4/4)	-
55	cc True	-	20 (4/0)
DBcc	cc False	18 (4/0)	26 (6/0)
СНК	-	68 (8/6) + *	14 (2/0) +
TRAP	-	62 (8/6)	-
TRAPV	-	66 (10/6)	8 (2/0)

 Table E.10
 Conditional Instruction Execution Times

+ : add effective address calculation time for word operand

: indicates maximum base value

E.10 JMP, JSR, LEA, PEA, AND MOVEM INSTRUCTION EXECUTION TIMES

Table E.11 indicates the number of clock periods required for the jump, jump-tosubroutine, load effective address, push effective address, and move multiple registers instructions. The number of bus read and write cycles is shown in parenthesis as (r/w).

Table E.11 JMP, JSR, LEA, PEA, and MOVEM Instruction Execution Times

·											
Ínstr	ruction	Size	(An)	(An) +	- (An)	d16 (An)	d8(An, Xn)*	Abs,W	Abs,L	d16 (PC)	d8 (PC, Xn)*
I J	IMP	-	16 (4/0)	-	· _	18 (4/0)	22 (4/0)	18 (4/0)	24 (6/0)	18 (4/0)	22 (4/0)
j l	JSR	-	32 (4/4)	-	-	34 (4/4)	38 (4/4)	34 (4/4)	40 (6/4)	34 (4/4)	32 (4/4)
	LEA	-	8 (2/0)	-	-	16 (4/0)	20 (4/0)	16 (4/0)	24 (6/0)	16 (4/0)	20 (4/0)
F	PEA	~	24 (2/4)	-	-	32 (4/4)	36 (4/4)	32 (4/4)	40 (6/4)	32 (4/4)	36 (4/4)
1		Word	24 + 8n	24 + 8n	-	32 + 8n	34 + 8n	32 + 8n	40 + 8n	32 + 8n	34 + 8n
M	OVEN		(6 + 2n/0)	(6 + 2n/0)	-	(8 + 2 n/0)	(8 + 2n/0)	(10 + n/0)	(10 + 2n/0)	(8 + 2n/0)	(8 + 2n/0)
N	$\rightarrow R$	Long word	24 + 16n	24 + 16n	-	32 + 16n	34 + 16n	32 + 16n	40 + 16n	32 + 16n	32 + 16n
1			(6 + 4n/0)	(6 + 4n/0)	-	(8 + 4n/0)	(8 + 4n/0)	(8 + 4n/0)	(8 + 4n/0)	(8 + 4n/0)	(8 + 4n/0)
		Word	16 + 8n	-	16 + 8n	24 + 8n	26 + 8n	24 + 8n	32 + 8n	-	-
м	OVEN -		(4/2n)	-	(4/2n)	(6/2n)	(6/2n)	(6/2n)	(8/2n)		-
R	→N	Long word	16 + 16n	-	16 + 16n	24 + 16n	26 + 16n	24 + 16n	32 + 16n	-	-
1			(4/4n)	-	(4/4n)	(6/4n)		(8/4n)	(6/4n)	-	-

n : the number of registers to move

* : the size of the index register (Xn) does not affect the instruction's execution time

VMPU-246

8

N

ļ

|| ||

H

E.11 MULTI-PRECISION INSTRUCTION EXECUTION TIMES

Table E.12 indicates the number of clock periods for the multi-precision instructions. The number of clock periods includes the time to fetch both operands, perform the operations, store the results, and read the next instructions. The number of bus read and write cycles is shown in parenthesis as (r/w).

Instruction	Size	OP Dn, Dn	OP M, M	
	Byte	8 (2/0)	22 (4/1)	
ADDX	Word	8 (2/0)	50 (6/2)	
	Long word	12 (2/0)	58 (10/4)	
	Byte	-	16 (4/0)	
СМРМ	Word	-	24 (6/0)	
	Long word	_	40 (10/0)	
	Byte	8 (2/0)	22 (4/1)	
SUBX	Word	8 (2/0)	50 (6/2)	
	Long word	12 (2/0)	58 (10/4)	
ABCD	Byte	10 (2/0)	20 (4/1)	
SBCD	Byte	10 (2/0)	20 (4/1)	

 Table E.12
 Multi-Precision Instruction Execution Times

1

E.12 MISCELLANEOUS INSTRUCTION EXECUTION TIMES

Table E.13 and E.14 indicate the number of clock periods for the folowing miscellaneous instructions. The number of bus read and write cycles is shown in parenthesis as: (r/w). The number of clock periods plus the number of read and write cycles must be added to those of the effective address calculation where indicated.

Instruction	Register	Memory
ANDI to CCR	32 (6/0)	-
ANDI to SR	32 (6/0)	-
EORI to CCR	32 (6/0)	-
EORI to SR	32 (6/0)	-
EXG	10 (2/0)	-
EXT	8 (2/0)	-
LINK	32 (4/4)	-
MOVE to CCR	18 (4/0)	18 (4/0) +
MOVE to SR	18 (4/0)	18 (4/0) +
MOVE from	10 (2 (0)	16 (2)2)
SR	10 (2/0)	16 (2/2) +
MOVE to USP	8 (2/0)	-
MOVE from	a (a (a)	
USP	8 (2/0)	-
NOP	8 (2/0)	-
ORI to CCR	32 (6/0)	-
ORI to SR	32 (6/0)	-
RESET	136 (2/0)	-
RTE	40 (10/0)	-
RTR	40 (10/0)	-
RTS	32 (8/0)	-
STOP	4 (0/0)	-
SWAP	8 (2/0)	-
UNLK	24 (6/0)	-

 Table E.13
 Miscellaneous Instruction Execution Times

+ : add effective address calculation time for word operand

Table E.14	Move Periz	oheral Instr	uction Exe	cution Times

Instruction	Size	Register→Memory	Memory>Register
MOVER	Word	24 (4/2)	24 (6/0)
MOVEP	Long word	32 (4/4)	32 (8/0)

+ : add effective address calculation time

E.13 EXCEPTION PROCESSING EXECUTION TIMES

Table E.15 indicates the number of clock periods for exception processing. The number of clock periods includes the time for all stacking, the vector fetch, and the fetch of the first instruction of the handler routine. The number of bus read and write cycles is shown in parenthesis as: (r/w).

Exception	Periods
Address Error	94 (8/14)
Bus Error	94 (8/14)
CHK Instruction	68 (8/6) +
Divide by Zero	66 (8/6) +
Interrupt	72 (9/6)*
Illegal Instruction	62 (8/6)
Privileged Instruction	62 (8/6)
RESET**	64 (12/0)
Trace	62 (8/6)
TRAP Instruction	62 (8/6)
TRAPV Instruction	66 (10/6)

Table E.15 Exception Processing Execution Times

+ : add effective address calculation time

** : Indicates the time from when RESET and HALT are first sampled as negated to when instruction execution starts.

APPENDIX F <u>TMP68010 INSTRUCTION EXECUTION TIMES</u>

F.1 INTRODUCTION

This Appendix contains listings of the instruction execution times in terms of external clock (CLK) periods. In this data, it is assumed that both memory read and write cycle times are four clock periods. A longer memory cycle will cause the generation of wait states which must be added to the total instruction time.

The number of bus read and write cycles for each instruction is also included with the timing data. This data is enclosed in parenthesis following the number of clock periods and is shown as: (r/w) where r is the number of read cycles and w is the number of write cycles included in the clock period number. Recalling that either a read or write cycle requires four clock periods, a timing number given as 18(3/1) relates to 12 clock periods for the three read cycles, puls 4 clock periods for the one write cycle, puls 2 cycles required for some internal function of the processor.

Note:

The number of periods includes instruction fetch and all applicable operand fetches and stores.

F.2 OPERAND EFFECTIVE ADDRESS CALCULATION TIMES

Table F.1 lists the number of clock periods required to compute an instruction's effective address. It includes fetching of any extension words if necessary. Several instructions do not need the operand at the effective address to be fetched and thus require fewer clock periods to calculate a given effective address than the instructions that fetch the effective address operand. The number of bus read and write cycles is shown in parenthesis as (r/w). Note there are no write cycles involved in processing the effective address.

		Byte,	Word	Long	word
	Addressing Mode	Fetch	No Fetch	Fetch	No Fetch
	Register				
Dn	Data Register Direct	0 (0/0)	-	0 (0/0)	-
An	Address Register Direct	0 (0/0)	-	0 (0/0)	-
	Memory				
(An)	Address Register Indirect	4 (1/0)	2 (0/0)	8 (2/0)	2 (2/0)
(An) +	Address Register Indirect with Postincrement	4 (1/0)	4 (0/0)	8 (2/0)	4 (0/0)
-An	Address Register Indirect with Predecrement	6 (1/0)	4 (0/0)	10 (2/0)	4 (0/0)
d16 (An)	Address Register Indirect with Displacement	8 (2/0)	4 (0/0)	12 (3/0)	4 (1/0)
d8 (An, Xn)*	Address Register Indirect with Index	10 (2/0)	8 (1/0)	14 (3/0)	8 (1/0)
Abs.W	Absolute Short	8 (2/0)	4 (1/0)	12 (3/0)	4 (1/0)
Abs.L	Absolute Long	12 (3/0)	8 (2/0)	16 (4/0)	8 (2/0)
d16 (PC)	Program Counter with Displacement	8 (2/0)	-	12 (3/0)	-
d8 (PC, Xn)*	Program Counter with Index	10 (2/0)	-	14 (3/0)	-
# <data></data>	Immediate	4 (1/0)	-	8 (2/0)	-

Table F.1 Effective Address Calculation Times

*: The size of the index register (Xn) does not affect execution time.

F.3 MOVE INSTRUCTION EXECUTION TIMES

Table F.2, F.3, F.4 and F.5 indicate the number of clock periods for the move instruction. This data includes instruction fetch, operand reads, and operand writes. The number of bus read and write cycles is shown in parenthesis as (r/w).

					Destination			angen kananangen kanang	
Source	Dn	An	(An)	(An) +	- (An)	d16 (An)	d8 (An, Xn)*	Abs.W	Abs.L
Dn	4 (1/0)	4 (1/0)	8 (1/1)	8 (1/1)	8 (1/1)	12 (2/1)	14 (2/1)	12 (2/1)	16 (3/1)
An	4 (1/0)	4 (1/0)	8 (1/1)	8 (1/1)	8 (1/1)	12 (2/1)	14 (2/1)	12 (2/1)	16 (3/1)
(An)	8 (2/0)	8 (2/0)	12 (2/1)	12 (2/1)	12 (2/1)	16 (3/1)	18 (3/1)	16 (3/1)	20 (4/1)
(An) +	8 (2/0)	8 (2/0)	12 (2/1)	12 (2/1)	12 (2/1)	16 (3/1)	18 (3/1)	16 (3/1)	20 (4/1)
- (An)	10 (2/0)	10 (2/0)	14 (2/1)	14 (2/1)	14 (2/1)	18 (3/1)	20 (3/1)	18 (3/1)	22 (4/1)
d16 (An)	12 (3/0)	12 (3/0)	16 (3/1)	16 (3/1)	16 (3/1)	20 (4/1)	22 (4/1)	20 (4/1)	24 (4/1)
d8 (An, Xn) *	14 (3/0)	14 (3/0)	18 (3/1)	18 (3/1)	18 (3/1)	22 (4/1)	24 (4/1)	22 (4/1)	26 (5/1)
Abs.W	12 (3/0)	12 (3/0)	16 (3/1)	16 (3/1)	16 (3/1)	20 (4/1)	22 (4/1)	20 (4/1)	24 (5/1)
Abs.L	16 (4/0)	16 (4/0)	20 (4/1)	20 (4/1)	20 (4/1)	24 (5/1)	26 (5/1)	24 (5/1)	28 (6/1)
d16 (PC)	12 (3/0)	12 (3/0)	16 (3/1)	16 (3/1)	16 (3/1)	20 (4/1)	22 (4/1)	20 (4/1)	24 (5/1)
d8 (PC, Xn) *	14 (3/0)	14 (3/0)	18 (3/1)	18 (3/1)	18 (3/1)	22 (4/1)	24 (4/1)	22 (4/1)	26 (5/1)
# <data></data>	8 (2/0)	8 (2/0)	12 (2/1)	12 (2/1)	12 (2/1)	16 (3/1)	18 (3/1)	16 (3/1)	20 (4/1)

Table F.2 Move Byte and Word Instruction Execution Times

 \star : The size of the index register (Xn) does not affect execution time.

	Lc	Loop Continued			Loop Terminated						
	Valid Count, cc False			Valid C	Valid Count, cc True Expired			pired Cour	nt		
		Destination									
Source	(An)	(An) +	- (An)	(An)	(An) +	- (An)	(An)	(An) +	- (An)		
Dn	10 (0 / 1)	10 (0 / 1)	-	18 (2 / 1)	18 (2 / 1)	-	16 (2 / 1)	16 (2 / 1)	-		
An*	10 (0 / 1)	10 (0 / 1)	-	18 (2 / 1)	18 (2 / 1)	-	16 (2 / 1)	16 (2 / 1)	-		
(An)	14 (1 / 1)	14 (1 / 1)	16 (1 / 1)	20 (3 / 1)	20 (3 / 1)	22 (3 / 1)	18 (3 / 1)	18 (3 / 1)	20 (3 / 1)		
(An) +	14 (1 / 1)	14 (1 / 1)	16 (1 / 1)	20 (3 / 1)	20 (3 / 1)	22 (3 / 1)	18 (3 / 1)	18 (3 / 1)	20 (3 / 1)		
- (An)	16 (1 / 1)	16(1/1)	18 (1 / 1)	22 (3 / 1)	22 (3 / 1)	24 (3 / 1)	20 (3 / 1)	20 (3 / 1)	22 (3 / 1)		

 Table
 F.3
 Move Byte and Word Instruction Loop Mode Execution Times

*:

Table F.4 Move Long Word Instruction Execution Times

6				Destination										
Source	Dn	An	(An)	(An) +	- (An)	d16 (An)	d8 (An,Xn)*	Abs.W	Abs.L					
Dn	4 (1 / 0)	4 (1 / 0)	12 (1 / 2)	12 (1 / 2)	14 (1 / 2)	16 (2 / 2)	18 (2 / 2)	16 (2 / 2)	20 (3 / 2)					
An	4 (1 / 0)	4 (1 / 0)	12 (1 / 2)	12 (1 / 2)	14 (1 / 2)	16 (2 / 2)	18 (2 / 2)	16 (2 / 2)	20 (3 / 2)					
(An)	12 (3 / 0)	12 (3 / 0)	20 (3 / 2)	20 (3 / 2)	20 (3 / 2)	24 (4 / 2)	26 (4 / 2)	24 (4 / 2)	28 (5 / 2)					
(An) +	12 (3 / 0)	12 (3 / 0)	20 (3 / 2)	20 (3 / 2)	20 (3 / 2)	24 (4 / 2)	26 (4 / 2)	24 (4 / 2)	28 (5 / 2)					
- (An)	14 (3 / 0)	14 (3 / 0)	22 (3 / 2)	22 (3 / 2)	22 (3 / 2)	26 (4 / 2)	28 (4 / 2)	26 (4 / 2)	30 (5 / 2)					
d16 (An)	16 (4 / 0)	16 (4 / 0)	24 (4 / 2)	24 (4 / 2)	24 (4 / 2)	28 (5 / 2)	30 (5 / 2)	28 (5 / 2)	32 (6 / 2)					
d8 (An, Xn) *	18 (4 / 0)	18 (4 / 0)	26 (4 / 2)	26 (4 / 2)	26 (4 / 2)	30 (5 / 2)	32 (5 / 2)	30 (5 / 2)	34 (6 / 2)					
Abs.W	16 (4 / 0)	16 (4 / 0)	24 (4 / 2)	24 (4 / 2)	24 (4 / 2)	28 (5 / 2)	30 (5 / 2)	28 (5 / 2)	32 (6 / 2)					
Abs.L	20 (5 / 0)	20 (5 / 0)	28 (5 / 2)	28 (5 / 2)	28 (5 / 2)	32 (6 / 2)	34 (6 / 2)	32 (6 / 2)	36 (7 / 2)					
d16 (PC)	16 (4 / 0)	16 (4 / 0)	24 (4 / 2)	24 (4 / 2)	24 (4 / 2)	28 (5 / 2)	30 (5 / 2)	28 (5 / 2)	32 (6 / 2)					
d8 (PC, Xn) *	18 (4 / 0)	18 (4 / 0)	26 (4 / 2)	26 (4 / 2)	26 (4 / 2)	30 (5 / 2)	32 (5 / 2)	30 (5 / 2)	34 (6 / 2)					
# <data></data>	12 (3 / 0)	12 (3 / 0)	20 (3 / 2)	20 (3 / 2)	20 (3 / 2)	24 (4 / 2)	26 (4 / 2)	24 (4 / 2)	28 (5 / 2)					

*: The size of the index register (Xn) does not affect execution

Table F.5 Move Long Word Instruction Loop Mode Execution Times

	Lc	Loop Continued			Loop Terminated						
	Valid Count, cc False			Valid 0	Valid Count, cc True Expire				red Count		
Courses		Destination									
- Source	(An)	(An) +	- (An)	(An)	(An) +	- (An)	(An)	(An) +	- (An)		
Dn	14 (0 / 2)	14 (0 / 2)	-	20 (2 / 2)	20 (2 / 2)	-	18 (2 / 2)	18 (2 / 2)	-		
An	14 (0 / 2)	14 (0 / 2)	-	20 (2 / 2)	20 (2 / 2)	-	18 (2 / 2)	18 (2 / 2)			
(An)	22 (2 / 2)	22 (2 / 2)	24 (2 / 2)	28 (4 / 2)	28 (4 / 2)	30 (4 / 2)	24 (4 / 2)	24 (4 / 2)	26 (4 / 2)		
(An) +	22 (2 / 2)	22 (2 / 2)	24 (2 / 2)	28 (4 / 2)	28 (4 / 2)	30 (4 / 2)	24 (4 / 2)	24 (4 / 2)	26 (4 / 2)		
- (An)	24 (2 / 2)	24 (2 / 2)	26 (2 / 2)	30 (4 / 2)	30 (4 / 2)	32 (4 / 2)	26 (4 / 2)	26 (4 / 2)	28 (4 / 2)		

F.4 STANDARD INSTRUCTION EXECUTION TIMES

The number of clock periods shown in Tables F.6 and F.7 indicate the time required to perform the operations, store the results, and read the next instruction. The number of bus read and write cycles is shown in parenthesis as (r/w). The number of clock periods and the number of read and write cycles must be added respectively to those of the effective address calculation where indicated.

In Tables F.6 and F.7 the headings have the following meanings: An = address register operand, Dn = data register operand, ea = an operand specified by an effective address, and M = memory effective address operand.

Table F.o. Standard Instruction Execution Times							
Instruction	Size	op <ea>, An***</ea>	op <ea>, Dn</ea>	op Dn, <m></m>			
ADD / ADDA	Byte, Word	8 (1/0) +	4(1/0) +	8(1/1) +			
ADD7 ADDA	Long word	6 (1 / 0) +	6 (1 / 0) +	12 (1 / 2) +			
AND	Byte, Word	-	4 (1 / 0) +	8(1/1) +			
	Long	-	6(1/0) +	12 (1 / 2) +			
	Byte, Word	6 (1 / 0) +	4 (1 / 0) +	-			
CMP / CMPA	Long word	6 (1 / 0) +	6(1/0) +	-			
DIVS	_ ·	_	122 (1/0) +	_			
DIVU	-		108 (1 / 0) +	. —			
FOR	Byte, Word	-	4(1/0) **	8 (1 / 1) +			
EOR	Long word	_	6(1/0) **	12 (1 / 2) +			
MULS	-	-	42 (1/0) +	_			
MULU	-	-	40 (1 / 0) +	_			
OP	Byte, Word	_	4(1/0) +	8 (1 / 1) +			
OR	Long word	-	6(1/0) +	12 (1 / 2) +			
SUB / SUBA	Byte, Word	8 (1 / 0) +	4 (1 / 0) +	8 (1 / 1) +			
JUD / JUBA	Long word	6(1/0)+	6 (1 / 0) +	12 (1 / 2) +			

 Table F.6
 Standard Instruction Execution Times

Notes :

: add effective address calculation time

: Indicates maximum value

: only available addressing mode is data register direct

* : word or long word only

	Table F.7 Standard Instruction Loop Mode Execution Times									
		Lo	op Continue	ed	Loop Terminated					
		Valid Count, cc False			Vali	d Count cc T	rue	Expired Count		
Instruc- tion	Size	op <ea> An*</ea>	op <ea> Dn</ea>	op Dn <ea></ea>	op <ea> An*</ea>	op <ea> Dn</ea>	op Dn <ea></ea>	op <ea> An*</ea>	op <ea> Dn</ea>	op Dn <ea></ea>
	Byte, Word	18 (1 / 0)	18 (1 / 0)	16 (1 / 1)	24 (3 / 0)	22 (3 / 0)	22 (3 / 1)	22 (3 / 0)	20 (3 / 0)	20 (3 / 1)
ADD	Long word	22 (2 / 0)	22 (2 / 0)	24 (2 / 2)	28 (4 / 0)	28 (4 / 0)	30 (4 / 2)	26 (4 / 0)	26 (4 / 0)	28 (4 / 2)
	Byte, Word	-	16 (1 / 1)	16 (1 / 1)	-	22 (3 / 0)	22 (3 / 1)	-	20 (3 / 0)	20 (3 / 1)
AND	Long word	-	22 (2 / 0)	24 (2 / 2)	-	28 (4 / 0)	30 (4 / 2)	-	26 (4 / 0)	28 (4 / 2)
CMP	Byte, Word	12 (1 / 0)	12 (1/0)	-	18 (3 / 0)	18 (3 / 0)	-	16 (3 / 0)	16 (4 / 0)	
CIVIP	Long word	18 (2 / 0)	18 (1 / 0)	-	24 (4 / 0)	24 (4 / 0)	-	20 (4 / 1)	20 (4 / 0)	
FOR	Byte, Word	-	-	16 (1 / 0)	-	-	22 (3 / 1)	-	-	20 (3 / 1)
EOR	Long word	-	-	24 (2 / 2)	-	-	30 (4 / 2)	-	-	28 (4 / 2)
OR	Byte, Word	-	16(1/0)	16 (1 / 0)	-	22 (3 / 0)	22 (3 / 1)		20 (3 / 0)	20 (3 / 1)
UK	Long word	-	22 (2 / 0)	24 (2 / 2)	-	28 (4 / 0)	30 (4 / 2)	-	26 (4 / 0)	28 (4 / 2)
SUB	Byte, Word	18 (1 / 0)	16 (1 / 0)	16 (1 / 1)	24 (3 / 0)	22 (3 / 0)	22 (3 / 1)	22 (3 / 0)	20 (3 / 0)	20 (3 / 1)
308	Long word	22 (2 / 0)	20 (2 / 0)	24 (2 / 2)	28 (4 / 0)	26 (4 / 0)	30 (4 / 2)	26 (4 / 1)	24 (4 / 0)	28 (4 / 2)

Table F 7	Standard	Instruction	Loop	Mode	Execution	Times
	Dianuaru.	mon acorom	LOOP	mouc	DACCUUTOIL	T THICS

: Word or long only.<ea> may be (An), (An)+ or -(An) only. Add two clock periods to the table value if <ea> is -(An).

F.5 IMMEDIATE INSTRUCTION EXECUTION TIMES

The number of clock periods shown in Table F.8 includes the time to fetch immediate operands, perform the operations, store the results, and read the next operation. The number of bus read and write cycles is shown in parenthesis as (r/w). The number of clock periods and the number of read and write cycles must be added respectively to those of the effective address calculation where indicated.

In Table F.8, the headings have the following meanings: # = immediate operand, Dn = data register operand, An= address register operand, and M = memory operand.

Instruction	Size	op #, Dn	op#, An	op #, M					
ADDI	Byte, Word	8 (2 / 0)	-	12 (2 / 1) +					
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	Long word	14 (3 / 0)	-	20 (3 / 2) +					
ADDQ	Byte, Word	4 (1 / 0)	4 (1 / 0) *	8 (1 / 1) +					
	Long word	8 (1 / 0)	8 (1 / 0)	12 (1 / 2) +					
ANDI	Byte, Word	8 (2 / 0)	-	12 (2 / 1) +					
ANDI	Long word	14 (3 / 0)	_	20 (3 / 1) +					
CMPI	Byte, Word	8 (2 / 0)	-	8 (2 / 0) +					
CIVIFI	Long word	12 (3 / 0)	-	12 (3 / 0) +					
EORI	Long word	8 (2 / 0)	-	12 (2./ 1) +					
2011	Byte, Word	14 (3 / 0)	-	20 (3 / 2) +					
MOVEQ	Long word	4 (1 / 0)	—						
_	Byte, Word	8 (2 / 0)	-	12 (2 / 1) +					
ORI	Long word	14 (3 / 0)	-	20 (3 / 2) +					
	Byte, Word	8 (2 / 0)	_	12 (2 / 1) +					
SUBI	Long word	14 (3 / 0)	-	20 (3 / 2) +					
	Byte, Word	4 (1 / 0)	4 (1 / 0) *	8 (1 / 1) +					
SUBQ	Long word	8 (/ 0)	8 (1 / 0)	12 (1 / 2) +					

Table F.8 Immediate Instruction Execution Times

+ : add effective address calculation time

: word only

F.6 SINGLE OPERAND INSTRUCTION EXECUTION TIMES

Tables F.9, F.10, and F.11 indicate the number of clock periods for the single operand instructions. The number of bus read and write cycles is shown in parenthesis as (r/w). The number of clock periods and the number of read and write cycles must be added respectively to those of the effective address calculation where indicated.

Instruction	Size	Register	Memory
NBDC	Byte	6 (1 / 0)	8 (1 / 1) +
NEG	Byte, Word	4 (1 / 0)	8 (1 / 1) +
NEG	Long word	6 (1 / 0)	12 (1 / 2) +
NEGX	Byte, Word	4 (1 / 0)	8 (1 / 1) +
NEGA	Long word	6 (1 / 0)	12 (1 / 2) +
NOT	Byte, Word	4 (1 / 0)	8(1/1)+
1001	Long word	6 (1 / 0)	12 (1 / 2) +
Scc	Byte, Faise	4 (1 / 0)	8 (1 / 1) + *
SCC	Byte, True	4 (1 / 0)	8 (1 / 1) + *
TAS	Byte	4 (1 / 0)	14 (2 / 1) + *
TST	Byte, Word	4 (1 / 0)	4(1/0)+
121	Long word	4 (1 / 0)	4(1/0)+

Table F.9 Single Operand Instruction Execution Times

+ : add effective address calculation time.

: Use non-fetching effective address calculation time.

inst.	Size	Dn	An	(An)	(An) +	– (An)	d16 (An)	d8 (An, Xn)*	Abs. w	Abs.L
	Byte, Word	4 (1/0)		8 (1 / 1)	8 (1 / 1)	10 (1 / 1)	12 (1 / 1)	16 (2 / 1)	12 (2 / 1)	16 (3 / 1)
CLR	Long word	6 (1/0)	-	12 (1 / 2)	12 (1 / 2)	14 (1 / 2)	16 (2 / 2)	20 (2 / 2)	16 (2 / 2)	20 (3 / 2)

 Table F.10
 Clear Instruction Execution Times

* : The size of the index register (Xn) does not affect execution time.

Table F.11 Single Operand Instruction Loop Mode Execution Times

		Lo	Loop Continued			Loop Terminated					
		Valio	Valid Count, cc False			d Count, cc 1	ſrue	E	xpired Cour	ıt	
Inst.	Size	(An)	(An) +	– (An)	(An)	(An) +	– (An)	(An)	(An) +	– (An)	
	Byte, Word	10 (0 / 1)	10 (0 / 1)	12 (0 / 1)	18 (2 / 1)	18 (2 / 1)	20 (2 / 0)	16 (2 / 1)	16 (2 / 1)	18 (2 / 1)	
CLR	Long word	14 (0 / 2)	14 (0 / 2)	16 (0 / 2)	22 (2 / 2)	22 (2 / 2)	24 (2 / 2)	20 (2 / 2)	20 (2 / 2)	22 (2 / 2)	
NBCD	Byte	18 (1 / 1)	18 (1 / 1)	20 (1 / 1)	24 (3 / 1)	24 (3 / 1)	26 (3 / 1)	22 (3 / 1)	22 (3 / 1)	24 (3 / 1)	
NEG	Byte, Word	16 (1 / 1)	16 (1 / 1)	18 (2 / 2)	22 (3 / 1)	22 (3 / 1)	24 (3 / 1)	20 (3 / 1)	20 (3 / 1)	22 (3 / 1)	
NEG	Long word	24 (2 / 2)	24 (2 / 2)	26 (2 / 2)	30 (4 / 2)	30 (4 / 2)	32 (4 / 2)	28 (4 / 2)	28 (4 / 2)	30 (4 / 2)	
NEGX	Byte, Word	16 (1 / 1)	16 (1 / 1)	18 (2 / 2)	22 (3 / 1)	22 (3 / 1)	24 (3 / 1)	20 (3 / 1)	20 (3 / 1)	22 (3 / 1)	
NEGX	Long word	24 (2 / 2)	24 (2 / 2)	26 (2 / 2)	30 (4 / 2)	30 (4 / 2)	32 (4 / 2)	28 (4 / 2)	28 (4 / 2)	30 (4 / 2)	
NOT	Byte, Word	16 (1 / 1)	16 (1 / 1)	18 (2 / 2)	22 (3 / 1)	22 (3 / 1)	24 (3 / 1)	20 (3 / 1)	20 (3 / 1)	22 (3 / 1)	
NOT	Long word	24 (2 / 2)	24 (2 / 2)	26 (2 / 2)	30 (4 / 2)	30 (4 / 2)	32 (4 / 2)	28 (4 / 2)	28 (4 / 2)	30 (4 / 2)	
TST	Byte, Word	12(1/0)	12 (1/0)	14 (1 / 0)	18 (3 / 0)	18 (3 / 0)	20 (3 / 0)	16 (3 / 1)	16 (3 / 1)	18 (3 / 0)	
	Long word	18 (2 / 0)	18 (2 / 0)	20 (2 / 0)	24 (4 / 0)	24 (4 / 0)	26 (4 / 0)	20 (4 / 0)	20 (4 / 0)	22 (4 / 0)	

F.7 SHIFT/ROTATE INSTRUCTION EXECUTION TIMES

Tables F.12 and F.13 indicate the number of clock periods for the shift and rotate instructions. The number of bus read and write cycles is shown in parenthesis as (r/w). The number of clock periods and the number of read and write cycles must be added respectively to those of the effective address calculation where indicated.

Instruction	Size	Register	Memory*
	Byte, Word	6 + 2n (1/0)	8 (1 / 1) +
FSR, ASL	Long word	8 + 2n (1 / 0)	-
LSR, LSL	Byte, Word	6 + 2n (1 / 0)	8 (1 / 1) +
	Long word	8 + 2n (1 / 0)	—
ROR, ROL	Byte, Word	6 + 2n (1 / 0)	8 (1 / 1) +
	Long word	8 + 2n (1 / 0)	-
ROXR, ROXL	Byte, Word	6 + 2n (1 / 0)	8 (1 / 1) +
	Long word	8 + 2n (1 / 0)	-

 Table F.12
 Shift/Rotate Instruction Execution Times

+ : add effective address calculation time

n : the shift or rotate count

* : word only

Table F.13	Shift/Rotate Instruction Loop Mode Execution Times
------------	--

		Lo	Loop Continued			Loop Terminated				
		Valid Count, cc False			Valio	l Count, cc	True	E	xpired Coun	it .
Instruction	Size	(An)	(An) +	– (An)	(An)	(An) +	– (An)	(An)	(An) +	– (An)
ASR, ASL	Word	18 (1 / 1)	18 (1 / 1)	20 (1 / 1)	24 (3 / 1)	24 (3 / 1)	26 (3 / 1)	22 (3 / 1)	22 (3 / 1)	24 (3 / 1)
LSR, LSL	Word	18 (1 / 1)	18 (1 / 1)	20 (1 / 1)	24 (3 / 1)	24 (3 / 1)	26 (3 / 1)	22 (3 / 1)	22 (3 / 1)	24 (3 / 1)
ROR, ROL	Word	18 (1 / 1)	18 (1 / 1)	20 (1 / 1)	24 (3 / 1)	24 (3 / 1)	26 (3 / 1)	22 (3 / 1)	22 (3 / 1)	24 (3 / 1)
ROXR, ROXL	Word	18 (1 / 1)	18 (1 / 1)	20 (1 / 1)	24 (3 / 1)	24 (3 / 1)	26 (3 / 1)	22 (3 / 1)	22 (3 / 1)	24 (3 / 1)

F.8 BIT MANIPULATION INSTRUCTION EXECUTION TIMES

Table F.14 indicates the number of clock periods required for the bit manipulation instructions. The number of bus read and write cycles is shown in parenthesis as (r/w). The number of clock periods and the number of read and write cycles must be added respectively to those of the effective address calculation where indicated.

Table F.14 Bit Manipulation Instruction Execution Times						
Instruction	Size	Dyna	amic	Static		
·	5120	Register	Memory	Register	Memory	
BCHG	Byte	-	8 (1/1) +	-	12 (2/1) +	
Dente	Long word	8 (1/0) *	-	12 (2/0) *	-	
BCLR	Byte	-	10 (1/1) +	-	14 (2/1) +	
BCEN	Long word	10 (1/0) *	-	14 (2/0) *	-	
BSET	Byte		8 (1/1) +		12 (2/1) +	
DJEI	Long word	8 (1/0) *	-	12 (2/0) *	-	
DTOT	Byte	-	4 (1/0) +	-	8 (2/0) +	
BTST	Long word	6 (1/0) *		10 (2/0) *	-	

+ : add effective address calculation time.

: indicates maximum value *

F.9 CONDITIONAL INSTRUCTION EXECUTION TIMES

Table F.15 indicates the number of clock periods required for the conditional instructions. The number of bus read and write cycles is indicated in parenthesis as (r/w). The number of clock periods and the number of read and write cycles must be added respectively to those of the effective address calculation where indicated.

Instruction	Displacement	Branch Taken	Branch Not Taken
Bcc	Byte	10 (2 / 0)	6 (1 / 0)
bee	Word	10 (2 / 0)	10 (2 / 0)
BRA	Byte	10 (2 / 0)	-
DIVA	Word	10 (2 / 0)	-
BSR	Byte	18 (2 / 2)	-
031	Word	18 (2 / 2)	-
	cc true	-	10 (2 / 2)
DBcc	cc false	10 (2 / 2)	16 (3 / 0)

Table F.15 Conditional Instruction Execution Times

+ : add effective address calculation time.

: indicates maximum value

F.10 JMP, JSR, LEA, PEA, AND MOVEM INSTRUCTION EXECUTION TIMES

Table F.16 indicates the number of clock periods required for the jump, jump-tosubroutine, load effective address, push effective address, and move multiple registers instructions. The number of bus read and write cycles is shown in parenthesis as (r/w).

Inst.	Size	An	(An) +	– (An)	d16 (An)	d8 (An,Xn)*	Abs.W	Abs.L	d16 (PC)	d8 (PC,Xn)*
JMP	-	8 (2/0)	-	_	10 (2/0)	14 (3/0)	10 (2/0)	12 (3/0)	10 (2/0)	14 (3/0)
JSR	-	16 (2/2)	-	-	18 (2/2)	22 (2/2)	18 (2/2)	20 (3/2)	18 (2/2)	22 (2/2)
LEA	-	4 (1/0)	-	-	8 (2/0)	12 (2/0)	8 (2/0)	12 (3/0)	8 (2/0)	12 (2/0)
PEA	-	12 (1/2)	-	-	16 (2/2)	20 (2/2)	16 (2/2)	20 (3/2)	16 (2/2)	20 (2/2)
	Word	12 + 4n	12 + 4n	-	16 + 4n	18 + 4n	16 + 4n	20 + 4n	16 + 4n	18 + 4n
MOVEM		(3 + n/0)	(3 + n/0)		(4 + n/0)	(4 + n/0)	(4 + n/0)	(5 + n/0)	(4 + n/0)	(4 + n/0)
$M \rightarrow R$	Long	12 + 8n	12 + 8n	-	16 + 8n	18 + 8n	16 + 8n	20 + 8n	16 + 8n	[·] 16 + 8n
	word	(3 + 2n/0)	(3 + 2n/0		(4 + 2n/0)	(4 + 2n/0)	(4 + 2n/0)	(5 + n/0)	(4 + 2n/0)	(4 + 2n/0)
	Word	8 + 4n	_	8 + 4n	12 + 4n	14 + 4n	12 + 4n	16 + 4n	-	-
MOVEM		(2/n)		(2/n)	(3/n)	(3 + n)	(3/n)	(4/n)	_	-
R → M	Long	8 + 8n	-	8 + 8n	12 + 8n	14 + 8n	12 + 8n	16 + 8n	-	-
	word	(2/2n)	-	(2/2.1)	(3/2n)	(3/2n)	(3/2n)	(4/n)	_	-
	Byte,	18 (3/0)	20 (3/0)	20 (3/0)	20 (4/0)	24 (4/0)	20 (4/0)	24 (5/0)	-	-
MOVES	Word									
M → R	Long	22 (4/0)	24 (4/0)	24 (4/0)	24 (5/0)	28 (5/0)	24 (5/0)	28 (6/0)	-	-
	word									
	Byte,	18 (2/1)	20 (2/1)	20 (2/1)	20 (3/1)	24 (3/1)	20 (3/1)	24 (4/1)	-	-
MOVES	Word									
R → M	Long	22 (2/2)	24 (2/2)	24 (2/2)	24 (3/2)	28 (3/21)	24 (3/2)	28 (4/2)	-	-
	word									

Table F.16 JMP, JSR, LEA, PEA, and MOVEM Instruction Execution Times

n : The number of registers to move.

' : The size of the index register (ix) does not affect the instruction's execution time.

F.11 MULTI-PRECISION INSTRUCTION EXECUTION TIMES

Table F.17 indicates the number of clock periods for the multi-precision instructions. The number of clock periods includes the time to fetch both operands, perform the operations, store the results, and read the next instructions. The number of read and write cycles is shown in parenthesis as (r/w).

In Table F.17, the headings have the following meanings: Dn = data register operand and M = memory operand.

	Table F.17	Multi-Prec	ision Instruc	tion Executi	on Times	
					Loop Mode	
		Non-Le	oned	Continued	Termi	nated
			Jopeu	Valid Count, cc False	Valid Count, cc True	Expired Count
Instruction	Size	op Dn, Dn		ор М	l, M *	
	Byte, Word	4 (1 / 0)	18 (3 / 1)	22 (2 / 1)	28 (4 / 1)	26 (4 / 1)
ADDX	Long word	6 (1 / 0)	30 (5 / 2)	32.(4/2)	38 (6 / 2)	36 (6 / 2)
	Byte, Word	_	12 (3 / 0)	14 (2 / 0)	20 (4 / 0)	18 (4 / 0)
CMPM	Long word	_	20 (5 / 0)	24 (4 / 0)	30 (6 / 0)	26 (6 / 0)
	Byte, Word	4 (1 / 0)	18 (3 / 1)	22 (2 / 1)	28 (4 / 1)	26 (4 / 1)
SUBX	Long word	6 (1 / 0)	30 (5 / 2)	32 (4 / 2)	38 (6 / 2)	36 (6 / 2)
ASCD	Byte	6 (1 / 0)	18 (3 / 1)	24 (2 / 1)	30 (4 / 1)	28 (4 / 1)
SBCD	Byte	6 (1/0)	18 (3 / 1)	24 (2 / 1)	30 (4 / 1)	28 (4 / 1)

: Source and destination ea is (An) + for CMPM and - (An) for all others.

F.12 MISCELLANEOUS INSTRUCTION EXECUTION TIMES

Table F.18 indicates the number of clock periods for the following miscellaneous instructions. The number of bus read and write cycles is shown in parenthesis as (r/w). The number of clock periods plus the number of read and write cycles must be added to those of the effective address calculation where indicated.

	F.18 Miscellaneous		Billoudion	111100	
Instruction	Size	Register	Memory	Register** → Destination	Source**→ Register
ANDI to CCR		16 (2/0)			_
ANDI to SR	-	16 (2/0)	_	_	
СНК	-	8 (1/0) +	_	-	_
EORI to CCR	_	16 (2/0)	_		_
EORI to SR		16 (2/0)	-	_	_
EXG	_	6 (1/0)	_	-	-
	Word	4 (1/0)	-	-	_
EXT	Long word	4 (1/0)	-	-	_
LINK	-	16 (2/2)	_	-	-
MOVE from CCR	-	4 (1/0)	8(1/1) + *	_	_
MOVE to CCR	_	12 (2/0)	12(2/0)+	-	
MOVE from SR	-	4 (1/0)	8(1/1) + *	-	_
MOVE to SR	-	12 (2/0)	12(2/0)+	-	—
MOVE from USP	-	6 (1/0)	_	-	_
MOVE to USP	-	6 (1/0)	_	-	_
MOVEC	-	-	-	10(2/0)	12(2/0)
	Word	-	_	16(2/2)	16(4/0)
MOVEP	Long word		_	24(2/4)	24(6/0)
NOP	-	4 (1/0)	-	-	_
ORI to CCR	-	16 (2/0)	-	-	-
ORI to SR	-	16 (2/0)	-	-	-
RESET	-	130 (1/0)	—	-	_
RTD		16 (4/0)		-	—
	Short	24 (4/0)	_	-	—
RTE	Long word, Retry Read	112(27/10)			_
	Long word, Retry Write	112 (26/1)	_		_
	Long word, No Retry	110 (26/0)	_		_
RTR	-	20 (5/0)	_	-	
RTS	-	16 (4/0)		_	_
STOP	-	4 (0/0)	_	-	
SWAP		4 (1/0)	-		_
TRAPV	-	4 (1/0)		_	
UNLK	-	12 (3/0)	-		-

 Table F.18 Miscellaneous Instruction Execution Times

+ : add effective address calculation time.

* : use non-feching effective address calculation time.

** : Source or destination is a memory location for the MOVEP instruction and a control register for the MOVEC instruction.

F.13 EXCEPTION PROCESSING EXECUTION TIMES

Table F.19 indicates the number of clock periods for exception processing. The number of clock periods includes the time for all stacking, the vector fetch, and the fetch of the first two instruction words of the handler routine. The number of bus read and write cycles is shown in parenthesis as (r/w).

Exception	
Address Error	126 (4 / 26)
Breadpoint Instruction*	42 (5 / 4)
Bus Error	126 (4 / 26)
CHK Instruction*	44 (5 / 4) +
Divide By Zero	42 (5 / 4) +
Illegal Instruction	38 (5 / 4)
Interrupt*	46 (5 / 4)
MOVEC, Illegal Control Register**	46 (5 / 4)
Privilege Violation	38 (5 / 4)
Reset***	40 (6 / 0)
RTE, Illegal Format	50 (7 / 4)
RTE, Illegal Revision	70 (12 / 4)
Trace	38 (4 / 4)
TRAP Instruction	38 (4 / 4)
TRAPV Instruction	38 (5 / 4)

Table F.19	Exception	Processing	Execution	Times
------------	-----------	------------	-----------	-------

+ *

Add effective address calculation time. The interrupt acknowledge and breakpoint cycles are assumed to take four clock periods.

** Indicates maximum value.

Indicates the time from when $\overline{\text{RESET}}$ and $\overline{\text{HALT}}$ are first sampled as negated to when instruction execution starts.

APPENDIX G TMP68010 LOOP MODE OPERATION

The TMP68010 has several features that provide efficient execution of program loops. One of these features is the DBcc looping primitive instruction. The DBcc instruction operates on three operands, a loop counter, a branch condition, and a branch displacement. When the DBcc is executed in loop mode, the contents of low order word of the register specified as the loop counter is decremented by one and compared to minus one. If equal to minus one, the result of the decrement is placed back into the count register and the next sequential instruction is executed, otherwise the condition code register is checked against the specified branch condition. If the condition is true, the result of the decrement is discarded and the next sequential instruction is executed. Finally, if the count register is not equal to minus one and the branch condition is false, the branch displacement is added to the program counter and instruction execution continues at that new address. Note that this is slightly different than non-looped execution; however, the results are the same.

An example of using the DBcc instruction in a simple loop for moving a block of data is shown in Figure G.1. In this program, the block of data `LENGTH' words long at address `SOURCE' is to be moved to address `DEST' provided that none of the words moved are equal to zero. When the effect of instruction prefetch on this loop is examined it can be seen that the bus activity during the loop execution would be:

- 1. Fetch the MOVE.W instruction,
- 2. Fetch the DBEQ instruction,
- 3. Read the operand where A0 points,
- 4. Write the operand where A1 points,

5. Fetch the DBEQ branch displacement, and

6. If loop conditions are met, return to step 1.

	LEA	SOURCE, AO	Load A Pointer To Source Data
	LEA	DEST, A1	Load A Pointer To Destination
	MOVE.W	#LENGTH, D0	Load The Counter Register
LOOP	MOVE.W	(AO)+, (A1)+	Loop To Move The Block Of Data
	DBEQ	D0, LOOP	Stop If Data Word Is Zero

Figure G.1 DBcc Loop Mode Program Example

During this loop, five bus cycles are executed; however, only two bus cycles perform the data movement. Since the TMP68010 has a two word prefetch queue in addition to a one word instruction decode register, it is evident that the three instruction fetches in this loop could be eliminated by placing the MOVE.W word in the instruction decode register and holding the DBEQ instruction and its branch displacement in the prefetch queue. The TMP68010 have the ability to do this by entering the loop mode of operation. During loop mode operation, all opcode fetches are suppressed and only operand reads and writes performed until an exit loop condition is met.

Loop mode operation is transparent to the programmer, with only two conditions required for the TMP68010 to enter the loop mode. First, a DBcc instruction must be executed with both branch conditions met and a branch displacement of minus four; which indicates that the branch is to a one word instruction preceding the DBcc instruction. Second, when the processor fetches the instruction at the branch address, it is checked to determine whether it is one of the allowed looping instructions. If it is, the loop mode is entered. Thus, the single word looped instruction and the first word of the DBcc instruction will each be fetched twice when the loop is entered; but no instruction fetches will occur again until the DBcc loop conditions fail.

In addition to the normal termination conditions for a loop, there are several conditions that will cause the TMP68010 to exit loop mode operation. These conditions are interrupts, trace exceptions, reset errors, and bus errors. Interrupts are honored after each execution of the DBcc instruction, but not after execution of the looped instruction. If an interrupt exception occurs, loop mode operation is terminated and can be restarted on return from the interrupt handler. If the T bit is set, trace exceptions will occur at the end of both the loop instruction and the DBcc instruction and thus loop mode operation is not available. Reset will abort all processing, including the loop mode. Bus errors during the loop mode will be treated the same as in normal processing; however, when the RTE instruction is used to continue the execution of the looped instruction, the three word loop will not be refetched.

The loopable instructions available on the TMP68010 are listed in Table G.1. These instructions may use the three address register indirect modes to form one word looping instructions; (An), (An)+, and -(An).

	Table G.1 TMP68010 Loopable Instructions				
Opcodes	Applicable Addressing Modes		Opcodes	Applicable Addressing Modes	
MOVE [BWL]	(Ay)to(Ax) -(Ay)to(Ax)		ABCD [B]	-(Ay) to -(Ax)	
	(Ay)to(Ax) + -(Ay)to(Ax) +		ADDX [BWL]		
	(Ay)to-(Ax) -(Ay)to-(Ax)		SBCD [B]		
	(Ay)+to(Ax) Xy to (Ax)		SUBX [BWL]		
	(Ay)+to (Ax)+Xy to (Ax)+		CMPM [BWL]	(Ay)+ to (Ax)+	
	(Ay)+to -(Ax)		CLR [BWL]	(Ау)	
ADD [BWL]	(Ay) to Dx		NEG [BWL]	(Ay)+	
AND [BWL]	(Ay)+to Dx		NEGX [BWL]	-(Ay)	
CMP [BWL]	- (Ay) to Dx		NOT [BWL]		
OR [BWL]			TST [BWL]		
SUB [BWL]			NBCD [B]		
ADDA [WL]	(Ay) to Ax		ASL [W]	(Ay) by #1	
CMPA [WL]	- (Ay) to Ax		ASR [W]	(Ay)+ by #1	
SUBA [WL]	(Ay)+to Ax		LSL [W]	-(Ay) by #1	
ADD [BWL]	Dx to (Ay)		LSR [W]		
AND [BWL]	Dx to (Ay)+		ROL [W]		
EOR [BWL]	Dx to -(Ay)		ROR [W]		
OR [BWL]			ROXL [W]		
SUB [BWL]			ROXR [W]		

Table G.1 TMP68010 Loopable Instructions

Note : [B, W, or L] indicate an operand size of byte, word or long word.

Postscript

This manual describes functions and characteristics of each LSI in TLCS-68000 family.

All examples employed herein are used as reference for the purpose of explanation. Toshiba and Motorola disclaim all responsibilities for problems that may result from using any of these examples. The information contained herein is subject to change without prior notice as a result of future technical advancement.

This manual is made by :

Toshiba corporation Integrated Circuit Div. High End Microprocessor Engineering Sec. 580-1, Horikawa-cho, Saiwai-ku, Kawasaki-city, Kanagawa 210 JAPAN PHONE : Japan (81) 44-548-2190

OVERSEAS OFFICES

 São Paulo:

 Toshiba Brasileira Representacoes Ltda.

 Av. Paulista, 807, 21 Andar Cito 2106, Cerqueira Cesar, Cep. 01311-São Paulo-S.P.-Brasil

 Tel: 283-4511, 4714, 4964

 Fai: 283-4511, 4714, 4964

Athens

thens: Toshiba Corporation Athens Office Athens Tower Bidg. A, 2-4 Mesogion Ave.. Athens 115-27, Greece Tel.: 779982-89, 7791824 Telex: 21-6502 TSBA GR Cable: TOSHIBA ATHENS

Tehran:

Toshiba Corporation Iran Office Toshiba Corporation Iran Office Square, Tehran, Iran P.O. Box 15745-343, Tehran, Iran Tel. 624/29 Telex 212531 TSBAIR Cable TOSHIBACO TEHERAN

Beijing: Toshibs Corporation Beijing Office Room 1622/1624 Beijing Hotel, Dong Chang An Jie. Beijing, The People's Republic of China Tel. 500-7766 (EX. 1622, 1624, 3857) 55-4179, 4768 (Direct) Telex: 22807 TOSPK CN Cable: TOSHIBA PEKING

Guangzhou: Toshiba Corporation Guangzhou Office Room 509, Office Tower, China Hotel, Lu Hua, Lu Guangzhou, The People's Republic of China Tol. 65388 (Kz. 2609) 677427 (Direct) Fax: (20) 677427 Telex: 44585 T5BG2 CN Caster TOSHIBA GUAN22CHOL Caster TOSHIBA GUAN22CHOL

Shanghal: Toshiba Corporation Shanghai Office Room 2705 ~ 8, Shanghai Union Building Yanan Rd , East/Sichuan Rd , Shanghai The People's Republic o China Tel: 200156, 200157, 200076 Fax: (21) 200075

Wellington: Toshiba Corporation Representative

in New Zealand In New Zesland 12th Floor, Paxus House, 79 Boulcott Street PO Box 3549, Weilington, New Zealand Tel, 721865, 726001 Fax: (4) 731-394 Telex: 3433 TOSHIBA NZ Cable: TOSHIBA WELLINGTON

Toshiba America, Inc. Electronic Components Business Sector Irvine Head Office (MOS IC Div., Semiconductor Div.) 9775 Toledo Vay, Irvine, CA 92718, U.S.A. Tol.: (714) 455-2000 Fax: (714) 859-3963 Evatem Aca Office
 Iel. (114) 455-2000
 Fax (114) 855-3963

 Eastern Area Office
 (MOS IC Div., Semiconductor Div)

 25 Mail Road, 5th Floor,
 Burlington, MA 01803, U.S.A.

 Tei-Iel (517) 272-4352
 Fax: (617) 272-3089

 South Eastern Regional Office
 (446) E.C.M.
 MOS IC Div 1 4025 Pleasantdale Rd., Suite 320 Atlanta, GA 30340. U S.A. U.S.A. Tel: (404) 493-4240 Fax: (404) 493-4401 San Jose Office (Electron Tubes & Devices Div) Western Area Office (MOS CO RV) 2021 The Alameda Suite 220 San Jose, CA 85126, U.S.A Tel: 408-244-4070 Fax: 408-248-5370 Southweatern Regional Office MOS IC Dr (MOS IC Div.) 1400 Quail St. Suite 100 Newport Beach. CA 92660 USA Tel (714) 752-0373 Chicago Office (Electron Tubes & Devices Div. Semiconductor Div.) Central Area Office (MOS IC Div.) 1101A Lake Cook RD Deerfield, IL 60015, U.S.A. Tel. (312) 945-1500 Fax: (312) 945-1044 South Central Regional Office South Central Hegional Office (MOS IC Div) 1750 North Collins Blvd. Suite #116 Richardson. Texas 75080. U S A Tel: (214) 480-0470 Fax: (214) 235-4114 Pouphkeepsie Sales Office (MOS IC Div RR 1 Box 68 RR 1 Box 6E Windsor Park Fishkill, New York 12524, U S A Teil (914) 896-6500 Fax (914) 297-2605 Boca Raton Selse Office (MOS IC Diw) 1200 N Federal Highway Suite 407 Boca Raton, FL 33432, U S A Fei (305) 394-3004 Fax (305) 394-3006 Detroit Office (Automotiv Div.) 26533 Evergreen Road, Suite 420 Southfield, MI 48076, U.S.A. Tel. (313) 827-7700, Fax. (313) 827-4444

Toshiba (UK) Limited Electronic Components Group Riverside Way, Camberley Surrey GU 15 3YA, UK Tel 0276-594600 Fax 0276-691583

Toshiba Electronics Scandinavia AB Gustavslundsvagen 141. 4th Floor S-161.15 Bromma, Sweden Tel: 46-8-704.0900 Fax. 46-8-80.8459 Telex: 14169 TSBSTK S (Mailing Address P.O. Box 15031 S-161 15 Bromma Sweden)

SALES SUBSIDIARIES

Toshiba Electronics Europe GmbH Dusseldorf Head Office Hansailee 181, 4000 Dusseldorf 11, F.R. Germany Tel: (0211) 5296-0. Fax: (0211) 5296-400 Telex: 8582685 Liaisen, Officer **Liaison Offices** Stuttgart: Vertriebsburo Baden-Wurttemberg Eltinger Str. 61 Elinger Str. 61 D-7250 Leonberg F.R. Germany Tel. (07152) 21061-66 Fax: (07152) 27658 Telex 7245706 Muinchen: Buro Munchen Arabellastr. 33/v 8000 Munchen 81, F.R. Germany Tel. (089) 92091-0. Fax: 089-9280942 Telex 5-212363

Toshiba Electronics Italiana S.R.L Centro Direzionale Colleoni Palazzo Orione Ingresso 3 (3º Piano) 20041 Agrate Brianza (Milano), Italy Tel 039-638891 Fax 039-638892 Telex 326423 SIAVBC

Toshiba Electronics España, S.A. oshiba Electronics España, S.A. Torres Heron Plaza Colón No.2 Torre II. Planta 6-Pte-2 28046 Madrid, Spain Tel: (1) 53-25-846 Fax (1) 41-91-266 Telex: 44672 TOSHE (E)

Toshiba Electronics Talwan Corp. Taipel Head Office BF. Min Sheing Chen Kou Bidg. 348-350 Min Sherg East Road Taipei. Taiwan Tail 02:502:961 Fax: 02:503-7964 Taiex: 26874 TETTP Kenhaliuno Office Telex 26874 TETTP Kaohalung Office 16F-4 Chung-Cheng Building No 2 Chung-Cheng 3rd 80027 Kaohsiu Tel (07) 241-0826 Fax (07) 282-7446

Toshiba Electronics Asia, Ltd. Hong Kong Head Office Suite 501: Hong Kong Heitel, Canton Road Tsimshatsu, Kowloon, Hong Kong Tel: 3,671:141-4, 3,721:6111, Fax: 3,739:8969 Telex: 33501:TSBEH HX Servel Benet Doffice Telex 38501 TSBEH HX Secul Branch Office Room 1061, Chamber Budiding 45, 4KA Namdaemun-Bo, Chung-Ku, Secul, Korea Singapore Branch Office 460 Alexandra Road = 25601, PSA Bidg Singapore Branch Office Telex 78, 23622 (TOSHBA Telex 78, 23622 (TOSHBA

Toshiba (Australia) Pty, Ltd. 84:92 Talavera Road, North Ryde, N.S.W. 2113 Australia Tel (2) 887-3322 Fax 2-887-3201 Telex AA27235

MANUFACTURING SUBSIDIARIES AND JOINT VENTURES

Toshiba America, Inc. Microelectronics Center 1220, Midas Way, Sunnyvale, CA 94086, U.S.A. Tel 408-739-0560 Fax 408-746-0577 Telex 346378

Tushiba Westinghouse Electronics Corporation Westinghouse Circle, Horseheads, New York 14845, U.S.A Tel. (607) 796-3500

Industria Mexicana Toshiba, S.A. Calzada de Guadalupe, No. 303. Cuatitlan. Edo de Mexico, Mexico Tel: 5.65:00:88. Telex. 017-72-560 Cable: Toshiba Mexico Semp Toshiba Amazonas S.A

Prop 105/108 Amazonas S.A. Rua Ica No 500, Distrito Industrial de Suframa, Manai CEP 69000, Amazonas, Brazil Tel: (092) 237-2366 Telex 38922197 SEMP BR Cable SEMP AMAZON ustrial de Suframa, Manaus, Toshiba Semiconductor G m b H Grothan Steinweg Str. 10, 3300 Braunschweig F.R. Germany Tel. (0531) 31-0060 Fax. (0531) 31006139 Telex. 952368 TSCD

Toshiba Electronics Malaysia Sdn. BNd. 42057 Telok Panglima. Grang. 15KM Klang-Banting road. Kuala Langat Selangor. Malaysia Tel 03:352:6001-7. Fax. 03:552:6139 Telex. TOEL. MA. 39506 Telex TOEL MA 39506 Penang Branch Office Lot 2 08 2nd Floor. Wisma Chocolate Products. 41 Adoo Sittle Lane Panany 10400 Malaysia Tel 04-368523, 04-368529 Fax 04-368515

Toshiba Singapore Pte. Ltd. 20 Pasir Panjang Road. 09-18/26 PSA Multi-Storey Complex, Singapore 0511 Tel. 2718/066 Telex: RS 36592 TSPMFG

The information in this guide has been carefully checked and is believed to reliable, however, no responsibility can be assumed for inaccuraces that may not have been caught All information in this guide is subject to change without prior notice. Furthermore, Toshiba cannot assume responsibility for the use of any license under the patent rights of Toshiba or any third parties.


TOSHIBA

TOSHIBA CORPORATION

INTERNATIONAL OPERATIONS-ELECTRONIC COMPONENTS

1-1 SHIBAURA 1-CHOME, MINATO-KU, TOKYO, 105, JAPAN Tel.: 457:3495 Fax: 451-0576 Telex: J22587 TOSHIBA CABLE: TOSHIBA TOKYO

MANUAL NO.



'88-8(CK)03Printed in Japan